2016
DOI: 10.1007/s10470-016-0827-9
|View full text |Cite
|
Sign up to set email alerts
|

A new local clock generator for globally asynchronous locally synchronous MPSoCs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Year Published

2020
2020
2020
2020

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…These clock generator circuits respond to critical-path replica circuits powered by the noisy supply voltage[56][57] and they make good candidates for such local clock generators. The power consumption of such circuits are usually only a few mWs[58] and constitute only a small percentage (less than 1%) of the SoC power consumption.A recent DCO architecture proposed in[59] is designed to drive such GALS units and is capable of operating at multiple frequencies up to 1 GHz and consumes approximately 200 µW. Its area in a 65 nm technology is approximately 850 µm 2 , which is less than 0.025% of a 2 mm x 2 mm GALS unit.…”
mentioning
confidence: 99%
“…These clock generator circuits respond to critical-path replica circuits powered by the noisy supply voltage[56][57] and they make good candidates for such local clock generators. The power consumption of such circuits are usually only a few mWs[58] and constitute only a small percentage (less than 1%) of the SoC power consumption.A recent DCO architecture proposed in[59] is designed to drive such GALS units and is capable of operating at multiple frequencies up to 1 GHz and consumes approximately 200 µW. Its area in a 65 nm technology is approximately 850 µm 2 , which is less than 0.025% of a 2 mm x 2 mm GALS unit.…”
mentioning
confidence: 99%