A novel fast glitchless 7-3 counter with a new structure

Ghasemzadeh, Mehdi; Mohabbatian, Neda; Akbari, Amin; Hadidi, Khayrollah; Khoei, Abdollah

doi:10.1109/mixdes.2014.6872171

Cited by 6 publications

(4 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This counter is composed of four full adders. In Ghasemzadeh, Mohabbatian, Akbari, Hadidi, and Khoei (2014), a novel CMOS structure for the 7-to-3 counter is designed. In this design, the outputs are based on the number of bits with value '1' in truth table.…”

Section: Counter Cellsmentioning

confidence: 99%

Digital counter cell design using carbon nanotube FETs

Bagherizadeh

Moaiyeri

Eshghi

2017

Journal of Applied Research and Technology

View full text Add to dashboard Cite

Compressor and counter cells are the basic blocks used to accumulate the partial products in a multiplication process. In this paper, novel high speed and low power carbon nanotube counter cells are suggested. The efficiency of circuits is improved by using carbon nanotube field-effect transistors (CNFETs). The proposed designs are 4-to-3, 5-to-3, 6-to-3, and 7-to-3 counters. Using HSPICE, these proposed designs are simulated at different conditions. Simulation results confirm that the proposed designs are the fastest counters with lowest PDP in different working circumstance.

show abstract

Section: Counter Cellsmentioning

confidence: 99%

Digital counter cell design using carbon nanotube FETs

Bagherizadeh

Moaiyeri

Eshghi

2017

Journal of Applied Research and Technology

View full text Add to dashboard Cite

show abstract

“…By utilizing the proposed booth encoder structure in a 16x16 pipelined multiplier together with a 4-2 compressor [12], [13] as a load, and also using a random input data, the simulation result which is depicted in fig. 8 will be close to the practical result.…”

Section: Proposed Circuitmentioning

confidence: 99%

An ultra high speed booth encoder structure for fast arithmetic operations

Ghasemzadeh

Akbari

Hadidi

2015

2015 22nd International Conference Mixed Design of Integrated Circuits &Amp; Systems (MIXDES)

Self Cite

View full text Add to dashboard Cite

A novel high speed booth encoder is designed by utilizing a new truth table. The important advantage of this structure is its low delay with respect to the previously presented papers. Moreover, generating partial products and putting the partial products array in order are done at the same time. Simulation results applied to the Hspice software in TSMC 0.18μm technology proves that the total delay of the proposed structure is about 170ps.

show abstract

“…Another method is called carry look ahead adder (CLA) which is used in many articles [6]. To lower the latency of the mentioned step, 7-2 compressors have been widely employed nowadays for high speed multipliers [7][8][9][10][11][12][13]. Basic structure of a 7-2 compressor is depicted in Fig.…”

Section: Introductionmentioning

confidence: 99%

“…(1), 7-2 compressors of [9], [10 ], and [11] are designed. Also, 7-2 compressors can be constructed by threshold logics (TL) and three-level MOS current-mode Logic (MCML) gates [7].…”

Section: Introductionmentioning

confidence: 99%

A new ultra high speed 7-2 compressor with a new structure

Ghasemzadeh

Akbari

Soltani

et al. 2015

2015 22nd International Conference Mixed Design of Integrated Circuits &Amp; Systems (MIXDES)

Self Cite

View full text Add to dashboard Cite

This paper devotes to a new 7-2 compressor designed according to a new architecture with a pure Glitchless output. A considerable increase in the speed of the operation is achieved by utilizing a new truth table, fast production of signals C out1 and C out2 , optimum tuning of the width of the utilizing transistors, and eliminating the parasitic capacitances through merging the drain of transistors. Additionally, the number of transistors used in this architecture (74) is less than the recent 7-2 compressors. The proposed structure's delay proved by the results of the simulations applied to Hspice software using standard TSMC 0.18μm CMOS technology is about 285ps.

show abstract

A novel fast glitchless 7-3 counter with a new structure

Cited by 6 publications

References 4 publications

Digital counter cell design using carbon nanotube FETs

Digital counter cell design using carbon nanotube FETs

An ultra high speed booth encoder structure for fast arithmetic operations

A new ultra high speed 7-2 compressor with a new structure

Contact Info

Product

Resources

About