2021
DOI: 10.1109/jestpe.2021.3071494
|View full text |Cite
|
Sign up to set email alerts
|

A Novel Power Loop Parasitic Extraction Approach for Paralleled Discrete SiC MOSFETs on Multilayer PCB

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 46 publications
0
3
0
Order By: Relevance
“…The maximum imbalance current Δi dmax is theoretically determined by the equivalent impedance ΔR dson +(ΔL d + ΔL s )/t r . From Equation (7), the ratio of imbalance current, which is defined as 𝛾 can be expressed as follows: (11), by increasing L m , the 𝛾 decreases greatly. However, the large value for L m increases the volume, weight and cost of transformer.…”
Section: General Analysis Of Imbalance Current (δId) With Pt Compensatormentioning
confidence: 99%
See 1 more Smart Citation
“…The maximum imbalance current Δi dmax is theoretically determined by the equivalent impedance ΔR dson +(ΔL d + ΔL s )/t r . From Equation (7), the ratio of imbalance current, which is defined as 𝛾 can be expressed as follows: (11), by increasing L m , the 𝛾 decreases greatly. However, the large value for L m increases the volume, weight and cost of transformer.…”
Section: General Analysis Of Imbalance Current (δId) With Pt Compensatormentioning
confidence: 99%
“…Generally, three approaches are considered to solve the imbalance current sharing problem in literatures [6][7][8][9][10][11][12][13][14][15][16][17][18]. In [6][7][8], authors try to present a manufacturing approach to produce MOSFET devices with the same parameters. However, this approach is rather hard and costly.…”
Section: Introductionmentioning
confidence: 99%
“…47,48 For this reason, the leap from silicon technology to other semiconductors derived from WBG materials can cause some problems such as oscillations and electromagnetic interferences (EMI), 49,50 higher harmonic content, 51 cross-talk effects, 52 and the effect of overvoltages on semiconductor shutdown. 53,54 In the literature, many works can be found in which attempts to solve the aforementioned problems are described through solutions that are mainly based on reducing the negative effects of parasite inductances in discrete devices [55][56][57][58] or power modules (embedded bare dies). [59][60][61][62] Taking into account the new trends and technical requirements on this topic (in addition to others such as efficiency, losses, power density, cost, and size-weight ratio), the main features of power modules and discrete devices are explained in this review.…”
Section: Introductionmentioning
confidence: 99%