2017
DOI: 10.1109/jssc.2017.2700788
|View full text |Cite
|
Sign up to set email alerts
|

A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
28
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
4
1
1

Relationship

1
5

Authors

Journals

citations
Cited by 43 publications
(28 citation statements)
references
References 29 publications
0
28
0
Order By: Relevance
“…Figure. 3 [11,[33][34][35]. Contrary to con guration data, intermediate data are frequently refreshed and the data ip frequency can be hundreds of mega hertz (MHz).…”
Section: Fpga and Energy Harvesting Systemmentioning
confidence: 99%
See 4 more Smart Citations
“…Figure. 3 [11,[33][34][35]. Contrary to con guration data, intermediate data are frequently refreshed and the data ip frequency can be hundreds of mega hertz (MHz).…”
Section: Fpga and Energy Harvesting Systemmentioning
confidence: 99%
“…erefore, the NVMs writing and reading time may bring delay which hinders the FPGA work frequency. It is observed that a 65nm technology based ReRAM NV-FF has achieved writing time as good as 4µs seconds and 46.2 pico joul per bit [11]. Meanwhile, a regular FPGA usually works at hundreds of MHz, i.e working under ns clock period.…”
Section: Fpga and Energy Harvesting Systemmentioning
confidence: 99%
See 3 more Smart Citations