A review on power optimization of linear feedback shift register (LFSR) for Low power built in self test (BIST)

Saraswathi, T; Ragini, K.; Reddy, G. Sai Vishal

doi:10.1109/icectech.2011.5942075

Cited by 12 publications

(1 citation statement)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…By using this method, 20% of maximum power and 30% of average power reduction is achieved. In a modified clock scheme proposed in [8] [9], two n/2-bit LFSRs are used in building n-bit LFSR. Mostly, a clock with half of its normal speed is used in activation of one portion of the D flip-flops in the TPG during one clock cycle.…”

Section: A Power Optimization Techniquesmentioning

confidence: 99%

Low Power Implementation of Linear Feedback Shift Registers

Jayasanthi¹,

AK²

2019

IJRTE

View full text Add to dashboard Cite

This paper describes low power design and implementation of Linear Feedback Shift Register (LFSR). The easiness in implementation and simple operation of Linear Feedback Shift Register have made it fit into a wide range of digital systems design. Since random pattern generation, data encryption and decryption play a major role in communication systems, the LFSR comes into view for developing the patterns for these applications. As the need increases day after day, simple and high-performance design of LFSR is required. As power consumption of the device being an important factor in the VLSI circuits, it has to be reduced by including power optimization techniques in the designs. Pulsed Latch is a popular technique of reducing power consumption which uses Pulsed Latches instead of flip-flops. As latches have lesser number of circuit elements compared to flip-flops, the area is also minimized. By implementing this pulsed latch technique, the linear feedback shift register can be designed with low power and area. The design entry is done in VHDL code and implemented using Cadence tool. In Cadence, Nclaunch, RTL Complier and Encounter tools are used for simulation, synthesis and implementation. With this method, the power reduction is achieved up to 41.99%

show abstract

Section: A Power Optimization Techniquesmentioning

confidence: 99%