21st International Conference on VLSI Design (VLSID 2008) 2008
DOI: 10.1109/vlsi.2008.56
|View full text |Cite
|
Sign up to set email alerts
|

A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2010
2010
2013
2013

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
references
References 13 publications
0
0
0
Order By: Relevance