2018 40th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) 2018
DOI: 10.23919/eos/esd.2018.8509764
|View full text |Cite
|
Sign up to set email alerts
|

A Study of HBM and CDM Layout Simulations Tools

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…Finally, it must be mentioned that transient simulation using physics-based nonlinear compact models is appropriate for IO circuit optimization, but a different or hybrid approach is required to validate the design of a full-chip protection network; see, for example, [5], [7], [84], [85]. Transient simulation with nonlinear models is too computationally expensive for full-chip verification because the netlist is very large [86].…”
Section: Discussionmentioning
confidence: 99%
“…Finally, it must be mentioned that transient simulation using physics-based nonlinear compact models is appropriate for IO circuit optimization, but a different or hybrid approach is required to validate the design of a full-chip protection network; see, for example, [5], [7], [84], [85]. Transient simulation with nonlinear models is too computationally expensive for full-chip verification because the netlist is very large [86].…”
Section: Discussionmentioning
confidence: 99%