Circuits, especially logic circuits, are highly concurrent structures: signals flow along many parallel paths at once. This "native" concurrency, a function of both circuit size and topology, can be exploited in simulating these circuits on parallel machines. Simulation efficiency is affected by machine, language, and simulator implementation parameters like cycle speed, parallelism overhead, and partitioning of the circuit within the simulator, as well as by the amount of native concurrency. The experimental logic simulator CONSIM, written in Multilisp and implemented on a 34 element sh~ired-memory multiprocessor, was used to investigate these issues.