1984
DOI: 10.1109/mdt.1984.5005647
|View full text |Cite
|
Sign up to set email alerts
|

A Survey of Hardware Accelerators Used in Computer-Aided Design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
23
0

Year Published

1987
1987
2015
2015

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 161 publications
(23 citation statements)
references
References 18 publications
0
23
0
Order By: Relevance
“…As a consequence of the decision to use Multilisp, CONSIM attains only about 300 gate evaluations per second, a factor of 3 shy of the 10 3 cited in Ref. 18 as typical for software logic simulators (compare to the 108 cited for hardware accelerators). CONSIM was not built to win a race, on an absolute scale, with other simulators.…”
Section: Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…As a consequence of the decision to use Multilisp, CONSIM attains only about 300 gate evaluations per second, a factor of 3 shy of the 10 3 cited in Ref. 18 as typical for software logic simulators (compare to the 108 cited for hardware accelerators). CONSIM was not built to win a race, on an absolute scale, with other simulators.…”
Section: Discussionmentioning
confidence: 99%
“…(12) Special-purpose simulation engines are surveyed in Ref. 18. Hardware accelerators tend to restrict the range of primitive circuit elements that can be simulated directly, but can simulate circuit elements conforming to the chosen stereotypes with great speed.…”
Section: Related Researchmentioning
confidence: 99%
“…The integration of custom instruction in FPGA-based MPSoC increases the performance gain by incorporating hardware components to handle computational tasks [6][7][8][9]. Modern platforms, including FPGAs and ASICs support different couplings of hardware components with the processor.…”
Section: Related Workmentioning
confidence: 99%
“…Logic-simulation techniques used in previous examples of dedicated simulation hardware [1][2][3][4][5][6][7][8][9][10][11][12][13][14][15] can be divided into two general methods: the level-sort and compile approach and the event approach. Also, regardless of the hardware, these all use custom processors to execute the algorithms in parallel.…”
Section: Existing Techniquesmentioning
confidence: 99%
“…Since the late 1980s, the focus of most development aimed at scaling up and speeding up logic simulations has been multiprocessor hardware customized for running simulations [1][2][3][4][5][6][7][8][9][10][11][12][13][14][15]. In the 1990s, advances in logic synthesis technology, high-level design-description languages, and logic emulation using field-programmable gate arrays (FPGA) all contributed to faster development, but these were mostly only used by specialist manufacturers.…”
Section: Introductionmentioning
confidence: 99%