2016 IEEE-NPSS Real Time Conference (RT) 2016
DOI: 10.1109/rtc.2016.7543099
|View full text |Cite
|
Sign up to set email alerts
|

A time-to-digital converter based on a digitally controlled oscillator

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2018
2018
2020
2020

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 28 publications
0
4
0
Order By: Relevance
“…Table 2 summarizes the main characteristics of the three TDC architectures. The advantage with respect to the 130 nm design is mainly in size (90 µm × 130 µm vs. 23 µm × 22 µm) and max resolution (750 ps vs 190 ps LSB), as we can see from reference [7]. For power consumption the comparison between the two technologies shows a slightly advantage for the 130 nm technology, as we can expect from the fact the leakage is larger in 28 nm technology as well as the switching power, caused by the higher adopted frequency.…”
Section: Tdcsmentioning
confidence: 94%
See 2 more Smart Citations
“…Table 2 summarizes the main characteristics of the three TDC architectures. The advantage with respect to the 130 nm design is mainly in size (90 µm × 130 µm vs. 23 µm × 22 µm) and max resolution (750 ps vs 190 ps LSB), as we can see from reference [7]. For power consumption the comparison between the two technologies shows a slightly advantage for the 130 nm technology, as we can expect from the fact the leakage is larger in 28 nm technology as well as the switching power, caused by the higher adopted frequency.…”
Section: Tdcsmentioning
confidence: 94%
“…Architecture (a), shown in Fig. 4a, is based on a design realized in 130 nm technology for the LHCb muon detector upgrade [7]. The phase measurement is activated by the incoming signal that switches on the Digitally Controlled Oscillator (DCO).…”
Section: Tdcsmentioning
confidence: 99%
See 1 more Smart Citation
“…Moreover, at high rate, the TDC digitisation speed might not be enough to keep up with the particle rate, and more than one TDC is needed for each pixel. Therefore, the particle rate has a direct impact on the minimum dimension of the pixels [4]. In the 130 nm technological node a TDC needs approximately ∼ 100×100 µm 2 , that scales to ∼ 50×50 µm 2 in the 65 nm node, and hopefully, to ∼ 25×25 µm 2 in the 28 nm one.…”
Section: Electronics Challenge For 4d Trackingmentioning
confidence: 99%