2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers 2006
DOI: 10.1109/isscc.2006.1696116
|View full text |Cite
|
Sign up to set email alerts
|

A UMTS-complaint fully digitally controlled oscillator with 100Mhz fine-tuning range in 0.13/spl mu/m CMOS

Abstract: Frequency synthesizers, and especially phase locked loops (PLL), are fundamental blocks used in every RF wireless application. Continuous demand for high levels of integration and reduced power consumption can only be realistically achieved using a digital control system approach. One of the most critical blocks in a digital PLL design is the digitally-controlled oscillator (DCO). The function of a DCO is to generate a signal whose frequency is proportional to a digital word calculated by a digital loop filter… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2006
2006
2016
2016

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(2 citation statements)
references
References 6 publications
0
2
0
Order By: Relevance
“…Any systematic mismatch between LSBs and the particular MSB being turned on can be digitally calibrated out using a predistortion scheme. An alternative approach to achieving both the range and resolution for 3G is to use 1024 varactors addressed in a row-column fashion [3]. Table I compares our measured performance with the brute force implementation.…”
Section: Digitally Controlled Oscillatormentioning
confidence: 99%
“…Any systematic mismatch between LSBs and the particular MSB being turned on can be digitally calibrated out using a predistortion scheme. An alternative approach to achieving both the range and resolution for 3G is to use 1024 varactors addressed in a row-column fashion [3]. Table I compares our measured performance with the brute force implementation.…”
Section: Digitally Controlled Oscillatormentioning
confidence: 99%
“…Although all-digital PLLs and DCOs, implemented in 90 nm -0.18 µm CMOS technologies often suffer from relatively low frequency or narrow tuning range [6][7][8][9][10][11].…”
Section: Introductionmentioning
confidence: 99%