Proceedings of the 54th Annual Design Automation Conference 2017 2017
DOI: 10.1145/3061639.3062197
|View full text |Cite
|
Sign up to set email alerts
|

Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches

Abstract: We describe an adaptive thermal management system for 3D-ICs with stacked DRAM cache memories. We present a detailed analysis of the impact of 3D-IC hotspot aggregation on the refresh behavior of the stacked DRAM-based L3 cache. We also present the consequence of the refresh variation on the overall system performance and cache energy consumption. Our analysis demonstrates that memory intensive applications are influenced more strongly by the DRAM refresh variation. We show that there is an optimal operating p… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 19 publications
0
3
0
Order By: Relevance
“…The proposed technique in [14] utilizes analytical models to estimate performance impacts of the memory access behaviors in runtime. In [15], a thermal management technique for 3D-stacked DRAM caches is proposed. The technique proposed in [15] estimates performance impact of the reduced refresh intervals and dynamically adjust frequencies of the CPU in runtime.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…The proposed technique in [14] utilizes analytical models to estimate performance impacts of the memory access behaviors in runtime. In [15], a thermal management technique for 3D-stacked DRAM caches is proposed. The technique proposed in [15] estimates performance impact of the reduced refresh intervals and dynamically adjust frequencies of the CPU in runtime.…”
Section: Related Workmentioning
confidence: 99%
“…In [15], a thermal management technique for 3D-stacked DRAM caches is proposed. The technique proposed in [15] estimates performance impact of the reduced refresh intervals and dynamically adjust frequencies of the CPU in runtime. In [16], Wide-I/O and LPDDR3 technologies are quantitatively compared and the authors proposed a stacked LPDDR3 architecture which is a compromised one of LPDDR3 and Wide-I/O.…”
Section: Related Workmentioning
confidence: 99%
“…developing coolant speed control schedules that match the task-assignment and execution speed control strategies [93,88,26,27,81]. The design outcomes are expected to enhance the existing 3D temperature prediction accuracy and response time, and deliver a higher system performance/reliability, etc.…”
Section: D Ic Designmentioning
confidence: 99%