2009 IEEE International Electron Devices Meeting (IEDM) 2009
DOI: 10.1109/iedm.2009.5424361
|View full text |Cite
|
Sign up to set email alerts
|

Advanced high-K gate dielectric for high-performance short-channel In<inf>0.7</inf>Ga<inf>0.3</inf>As quantum well field effect transistors on silicon substrate for low power logic applications

Abstract: This paper describes integration of an advanced composite high-K gate stack (4nm TaSiO x -2nm InP) in the In 0.7 Ga 0.3 As quantum-well field effect transistor (QWFET) on silicon substrate. The composite high-K gate stack enables both (i) thin electrical oxide thickness (t OXE ) and low gate leakage (J G ) and (ii) effective carrier confinement and high effective carrier velocity (V eff ) in the QW channel. The L G =75nm In 0.7 Ga 0.3 As QWFET on Si with this composite high-K gate stack achieves high transcond… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

2
156
0

Year Published

2011
2011
2023
2023

Publication Types

Select...
7
3

Relationship

2
8

Authors

Journals

citations
Cited by 174 publications
(161 citation statements)
references
References 1 publication
2
156
0
Order By: Relevance
“…40 Another approach using InP as a barrier layer, in what is known as a "buried-channel" design, has also yielded good MOSFET performance, but is limited in terms of EOT scalability. 59 A further challenge is to maintain the high electron mobility of InGaAs in MOS structures with scaled gate stacks because of Coulomb scattering, interface roughness scattering, and remote phonon scattering, which can severely degrade the mobility.…”
Section: The Dielectric/iii-v Semiconductor Interfacementioning
confidence: 99%
“…40 Another approach using InP as a barrier layer, in what is known as a "buried-channel" design, has also yielded good MOSFET performance, but is limited in terms of EOT scalability. 59 A further challenge is to maintain the high electron mobility of InGaAs in MOS structures with scaled gate stacks because of Coulomb scattering, interface roughness scattering, and remote phonon scattering, which can severely degrade the mobility.…”
Section: The Dielectric/iii-v Semiconductor Interfacementioning
confidence: 99%
“…[12][13][14] InGaAs is widely studied as the channel material in these devices due to its low effective electron mass and high electron mobility. In 0.52 Al 0.48 As, which is lattice matched to In 0.53 Ga 0.47 As, has a higher conduction band offset with an InGaAs channel compared to using an InP barrier layer, and so offers the potential of improved confinement of electrons in the channel.…”
Section: Introductionmentioning
confidence: 99%
“…1 Recently, III-V compound semiconductors, namely, InGaAs, InAs, InSb, and InAsSb, [2][3][4][5][6][7][8] coupled with high-j gate dielectrics have been investigated for n-channel field-effect transistors. However, the demonstration of equivalent high-performance p-channel transistor is mandatory to realize energy-efficient CMOS logic.…”
Section: Introductionmentioning
confidence: 99%