Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695)
DOI: 10.1109/iitc.2003.1219743
|View full text |Cite
|
Sign up to set email alerts
|

Advanced i-PVD barrier metal deposition technology for 90 nm Cu interconnects

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 1 publication
0
1
0
Order By: Relevance
“…Nonetheless, the barrier integrity can be enhanced by improving the barrier deposition process or by modifying the integration scheme. For non-porous low-k dielectrics such as SiOC, Ar ion re-sputtering after TaN and Ta deposition is suggested to reduce the barrier thickness at the via bottom while improving the coverage at the sidewall [24,25].…”
Section: Dielectric or Metal Liner Barrier Depositionmentioning
confidence: 99%
“…Nonetheless, the barrier integrity can be enhanced by improving the barrier deposition process or by modifying the integration scheme. For non-porous low-k dielectrics such as SiOC, Ar ion re-sputtering after TaN and Ta deposition is suggested to reduce the barrier thickness at the via bottom while improving the coverage at the sidewall [24,25].…”
Section: Dielectric or Metal Liner Barrier Depositionmentioning
confidence: 99%