2010 International Workshop on Junction Technology Extended Abstracts 2010
DOI: 10.1109/iwjt.2010.5474988
|View full text |Cite
|
Sign up to set email alerts
|

Advanced source/drain technologies for parasitic resistance reduction

Abstract: To achieve high MOSFET drive current and speed in future technology nodes, potential bottlenecks such as high contact resistance should be resolved. In this paper, we review the technology solutions available for reducing the contact resistance between a metal silicide contact and the source/drain region. Novel approaches for reducing the electron and hole barrier heights between the metal silicide contact and the source/drain region in n-and p-FETs will be examined. Integration of these approaches in advanced… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2011
2011
2016
2016

Publication Types

Select...
3
2

Relationship

1
4

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 27 publications
0
2
0
Order By: Relevance
“…Yeo et at investigated si licide film resistivities and SBH values for various silicides types. For NiSi SBH is reduced by incorporating a high concentration of dopant at the interface between NiSi and silicon and/or by incorporating into the interface region exotic species such as AI, Se, S [8,9]. Figures 8 and 9 indicate that there is an opportunity for significant SBH reduction in NMOS by implantation of aluminum into the NiSi/nSi interface region.…”
Section: B Contact Resistancementioning
confidence: 99%
See 1 more Smart Citation
“…Yeo et at investigated si licide film resistivities and SBH values for various silicides types. For NiSi SBH is reduced by incorporating a high concentration of dopant at the interface between NiSi and silicon and/or by incorporating into the interface region exotic species such as AI, Se, S [8,9]. Figures 8 and 9 indicate that there is an opportunity for significant SBH reduction in NMOS by implantation of aluminum into the NiSi/nSi interface region.…”
Section: B Contact Resistancementioning
confidence: 99%
“…Electron barrier height C(:>Bn versus film resistivity for various contact silicides formed on silicon. The labels "As +", "S+" and "Se +" refer to samples in which arsenic, sulphur and selenium were implanted prior to silicidation [9]. Overall, as device pitch continues its O.7X node-to-node scaling beyond sub-20nm nodes, the impact of contact resistance scaling is expected to become only more severe regardless of whether the industry stays with a planar device architecture or is transitioning to FinFET devices.…”
Section: B Contact Resistancementioning
confidence: 99%