Alias Table Memory Circuit For Register Renaming Unit

Abdel‐hafeez, Saleh; Otoom, Sanabel; Quwaider, Muhannad

doi:10.1109/iacs.2019.8809152

Cited by 3 publications

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…As a result, the prior work on the Register Renaming unit architectural development [32] is extended to pay attention to the Alias Table circuit development as the most complex circuitry, which exploits several simultaneous operations within a single cycle [33]. The Alias Table constitutes a memory array of SRAM-CAM cells, where the SRAM is based on the 8T-Cell and the CAM is based on the two pass-gate transistors forming XOR logic connected to another two pass-gate transistors of the match line.…”

Section: Introductionmentioning

confidence: 99%

Design of SRAM-based 8T-Cell for Memory Alias Table

Abdel-Hafeez¹,

Otoom²,

Quwaider³

2021

NLP Techniques and Applications

Self Cite

View full text Add to dashboard Cite

Memory Alias Table exploits a major role in Register Renaming Unit (RRU) for maintaining the translation between logical registers to physical registers for the given instruction(s). This work presents the design of the memory Alias Table based on the 8TCell with multiport write, read, and content-addressable operation for 2-WAY three operands machine cycle. Results show that four read ports operate simultaneously within a half-cycle, while two-write ports operate simultaneously within the other half-cycle. The operation of content-addressable with two parallel ports is managed during the half-cycle of the read phase; thus, the three operations occur within a single cycle without latency. HSPICE simulations conduct 32-rows x 6-bit with 21T-Cell memory Alias Table that has 4- read ports, 2-write ports, and 2-content-addressable ports using a standard 65 nm/1V CMOS process. Simulations reveal that the proposed design operates within a one-cycle of 1 GHz consuming an average power of 0.87 mW

show abstract

Section: Introductionmentioning

confidence: 99%

Design of SRAM-based 8T-Cell for Memory Alias Table

Abdel-Hafeez¹,

Otoom²,

Quwaider³

2021

NLP Techniques and Applications

Self Cite

View full text Add to dashboard Cite

show abstract

Design of memory Alias Table based on the SRAM 8T‐Cell

Abdel‐hafeez

Otoom

Quwaider

2022

Circuit Theory & Apps

Self Cite

View full text Add to dashboard Cite

A memory Alias Table holds a major role in Register Renaming Unit (RRU), which is responsible for maintaining the translation between logical registers to physical registers under the given instruction(s). This work presents the design of the memory Alias Table based on the SRAM‐based 8T‐Cell with multiport write, read, and content‐address operations for two‐way three operands machine cycle. The design of the memory Alias Table of size 32‐row × 6‐bit has SRAM‐based CAM cell of type 21T‐Cell that comprises four‐read ports, two‐write ports, and two‐content‐address ports. The content‐address examines the register under‐test against all contents of the memory Alias Table in parallel and releases the associated match index address. Results show that the four read ports operate simultaneously within the half‐cycle, while the two write ports operate simultaneously within the other half‐cycle. The operation of the two content‐address ports is managed during the half‐cycle of the read phase. Thus, the three operations occur within a single cycle without latency. HSPICE simulations using 90 nm/1 V CMOS process reveal that the memory Alias Table provides the three operations within a one‐cycle of 1 GHz consuming an average power of 0.13 mW.

show abstract

A One-Cycle Asynchronous FIFO Queue Buffer Circuit

Abdel-Hafeez

Quwaider

2020

2020 11th International Conference on Information and Communication Systems (ICICS)

View full text Add to dashboard Cite

Alias Table Memory Circuit For Register Renaming Unit

Cited by 3 publications

References 10 publications

Design of SRAM-based 8T-Cell for Memory Alias Table

Design of SRAM-based 8T-Cell for Memory Alias Table

Design of memory Alias Table based on the SRAM 8T‐Cell

A One-Cycle Asynchronous FIFO Queue Buffer Circuit

Contact Info

Product

Resources

About