An 8.5&amp;#x2013;11.5Gbps SONET transceiver with referenceless frequency acquisition

Kocaman, Namik; Fallahi, Siavash; Kargar, Mahyar; Khanpour, M.; Momtaz, Afshin

doi:10.1109/cicc.2012.6330578

Cited by 1 publication

(3 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Also, note that simulating all frequency detectors in 65nm CMOS at 10Gb/s (with the same gates) result in a power consumption of 6mW for the proposed FD and 29.5mW and 28.6mW for the FDs in [3] and [4], respectively. Since the details of the design in [6] and [7] are not available, they cannot be simulated. Also exact transistor count cannot be obtained.…”

Section: Fd On Fd Offmentioning

confidence: 99%

“…When frequency error is close to zero, the FD becomes inactive, and the PD takes full control of the VCO. Due to concurrent operation, the two loops can interfere with each other [5,6] and delay phase locking. In [6], the FD and PD loops are uncoupled, where the FD changes the VCO frequency by switching capacitors in and out of the tank.…”

Section: Introductionmentioning

confidence: 99%

“…Conventional frequency detectors (in reference-less CDRs) are based on either the analog [1][2] or the digital implementation of the quadricorrelator architecture [3][4][5][6][7]. Digital quadricorrelator-based frequency detectors (DQFD) for halfrate CDRs typically sample four phases of the clock (0…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

An 8mW frequency detector for 10Gb/s half-rate CDR using clock phase selection

Jalali

Shivnaraine

Sheikholeslami

et al. 2013

Proceedings of the IEEE 2013 Custom Integrated Circuits Conference

View full text Add to dashboard Cite

Abstract-A half-rate single-loop CDR with a new frequency detection scheme is introduced. The proposed frequency detector selects between the clock phases (I and Q) to reduce cycle slipping, hence improving lock time and capture range. This frequency detector, implemented within a 10Gb/s CDR in Fujitsu 65nm CMOS, consumes only 8mW, but improves the capture range by up to 3.6×. The measured capture range with the FD is from 8.675Gb/s to 11Gb/s.

show abstract

Section: Fd On Fd Offmentioning

confidence: 99%