An 8 $\Omega$ 2.5 W 1%-THD 104 dB(A)-Dynamic-Range Class-D Audio Amplifier With Ultra-Low EMI System and Current Sensing for Speaker Protection

Nagari, Angelo; Allier, E.; Amiard, Francois; Binet, Vincent; Fraisse, Christian

doi:10.1109/jssc.2012.2225762

Cited by 25 publications

(6 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…To avoid potential intermodulation between the chopping ripple and the ADC's quantization noise, the chopping frequency is the same as the ADC's sampling frequency. Compared to the analog compensation scheme described in [15], which uses a bandgap voltage followed by a reference buffer with a temperature-dependent gain, the proposed solution is much simpler and more power efficient.…”

Section: Circuit Implementation Of the Ptatmentioning

confidence: 99%

A ±4-A High-Side Current Sensor With 0.9% Gain Error From −40 °C to 85 °C Using an Analog Temperature Compensation Technique

Huijsing

Makinwa

2018

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

This paper presents a fully integrated shunt-based current sensor that supports a 25-V input common-mode range while operating from a single 1.5-V supply. It uses a highvoltage beyond-the-rails ADC to directly digitize the voltage across an on-chip shunt resistor. To compensate for the shunt's large temperature coefficient of resistance (∼0.335%/°C), the ADC employs a proportional-to-absolute-temperature voltage reference. This analog compensation scheme obviates the need for the explicit temperature sensor and calibration logic required by digital compensation schemes. The sensor achieves 1.5-μV rms noise over a 2-ms conversion time while drawing only 10.9 μA from a 1.5-V supply. Over a ±4-A range, and after a one-point trim, the sensor exhibits a 0.9% (maximum) gain error from −40°C to 85°C and a 0.05% gain error at room temperature.

show abstract

Section: Circuit Implementation Of the Ptatmentioning

confidence: 99%

A ±4-A High-Side Current Sensor With 0.9% Gain Error From −40 °C to 85 °C Using an Analog Temperature Compensation Technique

Huijsing

Makinwa

2018

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

show abstract

“…Second, the large attenuation in turn allows the employment of a high loop-gain filter design. Third, the switching frequency now spreads over a wide frequency range, and this in turn potentially reduces the radiated EMI of the Class D amplifier [13]. The detailed operation of this proposed carrier generator will be delineated in the next section.…”

Section: System-level Designmentioning

confidence: 99%

“…However, these reported methods could incur compromises and penalties. Specifically, the former not only increases the power dissipation (hence compromising the power efficiency [11]) but also potentially increases the EMI [12], [13]. The latter, on the other hand, penalizes both the hardware complexity (hence higher IC area and cost) and the quiescent power dissipation (hence reducing the power efficiency), and may render the CDA non-fully-integrated if external components are required.…”

mentioning

confidence: 99%

A 101 dB PSRR, 0.0027% THD + N and 94% Power-Efficiency Filterless Class D Amplifier

Guo

Chang

2014

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

Present-day smartphones and tablets demand high audio fidelity (e.g., total harmonic distortion + noise, THD + N 0.01%), and high noise immunity (e.g., power supply rejection ratio, PSRR 80 dB) to allow high integration in an SoC. The design of conventional closed-loop pulse width modulation (PWM) Class-D amplifiers (CDAs) typically involves undesirable trade-offs between fidelity (qualified by THD + N), PSRR and switching frequency. In this paper, we propose a fully integrated CMOS CDA that embodies a novel input-modulated carrier generator and a novel phase-error-free PWM modulator, collectively allowing the employment of high loop-gain to achieve high PSRR, yet without compromising linearity/dynamic-range or resorting to high switching frequency. The prototype CDA, realized in 65 nm CMOS, achieves a THD + N of 0.0027% and a power efficiency of 94% when delivering 500 mW to an 8 Ω load from V = 3.6 V. The PSRR of the prototype CDA is very high, -101 dB @217 Hz and 90 dB @1 kHz, arguably the highest to-date. Furthermore, the switching frequency of the prototype CDA varies from 320 to 420 kHz, potentially reducing the EMI due to spread-spectrum. In addition, the prototype CDA is versatile with a large operating-voltage range, with V ranging from rechargeable 1.2 V single battery to standard 3.6 V smart-device supply voltages.

show abstract

“…e modulation techniques of CDAs can be divided into uniform-sampling pulse width modulation (UPWM) [2][3][4], pulse-density modulation (PDM) [5][6][7], click modulation [8,9], and zero-position coding with separated baseband [10,11]. e CDAs comprise several main topologies.…”

Section: Introductionmentioning

confidence: 99%

High-Fidelity and High-Efficiency Digital Class-D Audio Power Amplifier

Wei

et al. 2021

Journal of Electrical and Computer Engineering

View full text Add to dashboard Cite

This study presents a high-fidelity and high-efficiency digital class-D audio power amplifier (CDA), which consists of digital and analog modules. To realize a compatible digital input, a fully digital audio digital-to-analog converter (DAC) is implemented on MATLAB and Xilinx System Generator, which consists of a 16x interpolation filter, a fourth-order four-bit quantized delta-sigma (ΔΣ) modulator, and a uniform-sampling pulse width modulator. The CDA utilizes the closed-loop negative feedback and loop-filtering technologies to minimize distortion. The audio DAC, which is based on a field-programmable gate array, consumes 0.128 W and uses 7100 LUTs, which achieves 11.2% of the resource utilization rate. The analog module is fabricated in a 0.18 µm BCD technology. The postlayout simulation results show that the CDA delivers an output power of 1 W with 93.3% efficiency to a 4 Ω speaker and achieves 0.0138% of the total harmonic distortion (THD) with a transient noise for a 1 kHz input sinusoidal test tone and 3.6 V supply. The output power reaches up to 2.73 W for 1% THD (with transient noise). The proposed amplifier occupies an active area of 1 mm2.

show abstract

An 8 $\Omega$ 2.5 W 1%-THD 104 dB(A)-Dynamic-Range Class-D Audio Amplifier With Ultra-Low EMI System and Current Sensing for Speaker Protection

Cited by 25 publications

References 5 publications

A ±4-A High-Side Current Sensor With 0.9% Gain Error From −40 °C to 85 °C Using an Analog Temperature Compensation Technique

A ±4-A High-Side Current Sensor With 0.9% Gain Error From −40 °C to 85 °C Using an Analog Temperature Compensation Technique

A 101 dB PSRR, 0.0027% THD + N and 94% Power-Efficiency Filterless Class D Amplifier

High-Fidelity and High-Efficiency Digital Class-D Audio Power Amplifier

Contact Info

Product

Resources

About