2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No
DOI: 10.1109/iscas.2000.855997
|View full text |Cite
|
Sign up to set email alerts
|

An adaptive genetic algorithm for VLSI floorplanning based on sequence-pair

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
20
0

Publication Types

Select...
3
3
2

Relationship

0
8

Authors

Journals

citations
Cited by 41 publications
(25 citation statements)
references
References 8 publications
0
20
0
Order By: Relevance
“…Common topology preserving crossover (CTPX) is a special crossover which preserves the common characteristics of the parents in regards to the relative position [18]. In CTPX, first the longest common subsequences (LCSs) of the parents' SQ are found.…”
Section: Outer Loop Implementationmentioning
confidence: 99%
“…Common topology preserving crossover (CTPX) is a special crossover which preserves the common characteristics of the parents in regards to the relative position [18]. In CTPX, first the longest common subsequences (LCSs) of the parents' SQ are found.…”
Section: Outer Loop Implementationmentioning
confidence: 99%
“…Genetic algorithm is a powerful search tool, particularly when applied for combinatorial optimization problems. Genetic algorithm operates on -populations‖ of potential solutions, usually referred to as -chromosomes‖ [5] [6] .…”
Section: Introductionmentioning
confidence: 99%
“…The proposed method is based on genetic algorithms (GA) [2][3][4][5][6][7][8][9][10][11][12]. In a previous study [12] the authors applied a GA to cell placement problems and confirmed its effectiveness as a working principle.…”
Section: Introductionmentioning
confidence: 99%
“…In particular, generation change is performed repeatedly by applying three genetic operations (selection, crossover, mutation), and the population evolves toward an optimal solution. There are several studies dealing with the application of GAs to LSI layout problems such as the floor plan [5,6] and channel routing [7][8][9][10][11]. However, the method proposed in this study takes a new approach of performance-driven placement aiming at low power consumption.…”
Section: Introductionmentioning
confidence: 99%