IEEE. APCCAS 1998. 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceed
DOI: 10.1109/apccas.1998.743896
|View full text |Cite
|
Sign up to set email alerts
|

An effective processing on a digital signal processor with complex arithmetic capability

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…One complex multiplication requires four real multiplications and two real additions. However, some complex arithmetic methods have been developped to achive complex multiplications in DSP efficiently [11]. A CVNN has the potential to improve the computational complexity of the nonlinear equalizers.…”
Section: Resultsmentioning
confidence: 99%
“…One complex multiplication requires four real multiplications and two real additions. However, some complex arithmetic methods have been developped to achive complex multiplications in DSP efficiently [11]. A CVNN has the potential to improve the computational complexity of the nonlinear equalizers.…”
Section: Resultsmentioning
confidence: 99%
“…We have also proposed the structures of a complex multiplier for the 4op-RMA. [2][3][4] By applying 4op-RMA to transversal, IIR direct-I and IIR direct-II circuits, which have real coefficients, the obtained performance is almost twice better than the conventional implementations.…”
Section: Introductionmentioning
confidence: 99%