2005
DOI: 10.1016/j.mseb.2005.08.018
|View full text |Cite
|
Sign up to set email alerts
|

An investigation on the modeling of boron-enhanced diffusion of ultralow energy implanted boron in silicon

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2008
2008
2019
2019

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 23 publications
0
1
0
Order By: Relevance
“…To continue scaling down p + poly‐Si gates of MOS integrated circuits, it is necessary to create very shallow junctions with strong‐concentrations of electrically active B. Two related processes limit the realization of this goal: (i) the enhanced redistribution of the B during the thermal dopant‐activation annealing, which causes B penetration through thin oxides from the p + poly‐Si gate into the underlying layers 3, and (ii) the formation of electrically inactive B clusters and B precipitates 4,5, which decreases the dopant activation rate. The use of low‐energy doping methods, co‐doping techniques, low thermal annealing temperatures, short annealing times, amorphous‐silicon layers, and thin Nitrogen‐Doped‐Silicon (NiDoS) layers have been practiced to avoid the doping depletion of p + polysilicon gate at the oxide interface 6–8.…”
Section: Introductionmentioning
confidence: 99%
“…To continue scaling down p + poly‐Si gates of MOS integrated circuits, it is necessary to create very shallow junctions with strong‐concentrations of electrically active B. Two related processes limit the realization of this goal: (i) the enhanced redistribution of the B during the thermal dopant‐activation annealing, which causes B penetration through thin oxides from the p + poly‐Si gate into the underlying layers 3, and (ii) the formation of electrically inactive B clusters and B precipitates 4,5, which decreases the dopant activation rate. The use of low‐energy doping methods, co‐doping techniques, low thermal annealing temperatures, short annealing times, amorphous‐silicon layers, and thin Nitrogen‐Doped‐Silicon (NiDoS) layers have been practiced to avoid the doping depletion of p + polysilicon gate at the oxide interface 6–8.…”
Section: Introductionmentioning
confidence: 99%