2011 IEEE Custom Integrated Circuits Conference (CICC) 2011
DOI: 10.1109/cicc.2011.6055399
|View full text |Cite
|
Sign up to set email alerts
|

An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 compatible memory interface

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2012
2012
2015
2015

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 3 publications
0
1
0
Order By: Relevance
“…While K20M uses a state-of-the-art GDDR5 memory manufactured at a 55nm process, DianNao is plugged to a DDR3 memory at a 80nm process. Even at the same process, GDDR5 is still 2.39x more energy-efficient than DDR3 [20]. Therefore, it can be expected that the energy reduction of DianNao over the GPU will significantly increase when using similar main memory.…”
Section: Energymentioning
confidence: 95%
“…While K20M uses a state-of-the-art GDDR5 memory manufactured at a 55nm process, DianNao is plugged to a DDR3 memory at a 80nm process. Even at the same process, GDDR5 is still 2.39x more energy-efficient than DDR3 [20]. Therefore, it can be expected that the energy reduction of DianNao over the GPU will significantly increase when using similar main memory.…”
Section: Energymentioning
confidence: 95%