Analysis and Design of Small-Signal Polar Transmitters for Cellular Applications

Darabi, Hooman; Jensen, Henrik Toft; Zolfaghari, A.

doi:10.1109/jssc.2011.2118470

Cited by 19 publications

(11 citation statements)

References 19 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Groszkowski frequency shift formula (1) indicates that all the contributing current harmonics I Hn are weighted by almost the same coefficients. This means that, in practice, stronger current harmonics I Hn contribute more to the frequency shift.…”

Section: A Auxiliary Resonant Frequenciesmentioning

confidence: 99%

“…However, the PLL loop bandwidths in cellular transceivers are less than a few tenths to a few hundreds of kilohertz [1], [2], which is below the typical 1/f 3 PN corner of CMOS oscillators [3]- [5]. Consequently, a considerable amount of the oscillator's low-frequency noise cannot be filtered by the loop and will adversely affect the transceiver operation.…”

mentioning

confidence: 99%

“…1(a)]. 1 An intuitive solution is to configure the oscillator into a voltagebiased regime, which involves removing M T [8], or replacing it with a tail resistor, R T , in Fig. 1(b).…”

mentioning

confidence: 99%

“…In a harmonically rich tank current, 1 It is shown in [6] that for certain values of varactor bias voltages, this upconversion is almost eliminated.…”

mentioning

confidence: 99%

See 3 more Smart Citations

A 1/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators

Shahmohammadi

Babaie

Staszewski

2016

IEEE J. Solid-State Circuits

143

View full text Add to dashboard Cite

Section: A Auxiliary Resonant Frequenciesmentioning

confidence: 99%

mentioning

confidence: 99%

“…1(a)]. 1 An intuitive solution is to configure the oscillator into a voltagebiased regime, which involves removing M T [8], or replacing it with a tail resistor, R T , in Fig. 1(b).…”

mentioning

confidence: 99%

“…In a harmonically rich tank current, 1 It is shown in [6] that for certain values of varactor bias voltages, this upconversion is almost eliminated.…”

mentioning

confidence: 99%

See 2 more Smart Citations

A 1/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators

Shahmohammadi

Babaie

Staszewski

2016

IEEE J. Solid-State Circuits

143

View full text Add to dashboard Cite

“…The cascode modulated PA represents a typical open loop polar power amplifier [23]. Therefore, such a power amplifier exhibits a significant PVT variation.…”

Section: Pvt Compensation Techniquementioning

confidence: 99%

Process, Voltage and Temperature Compensation Technique for Cascode Modulated PAs

Sira

Larsen

2013

IEEE Trans. Circuits Syst. I

View full text Add to dashboard Cite

This paper presents a process, voltage and temperature (PVT) compensation method for a cascode modulated polar power amplifier (PA). It is shown that it is possible to create a baseband replica circuit of the PA that has the same AM-AM nonlinearity as the PA itself. The replica circuit, that represents a transistor level model (empirical model) of the cascode modulated PA, is utilized in a PA analog predistorter. The analog predistorter linearizes and compensates for PVT variation of the cascode modulated PA. The empirical model is placed in the negative feedback of an operational transconductance amplifier. The predistorted varying envelope signal is applied to the cascode gate of the PA. It is shown that the proposed PVT compensation technique significantly reduces the PVT spread of the PA linearity indicators and improves the PA linearity. Simulations were performed in a 0.13 CMOS process.

show abstract

Analysis of flicker noise conversion to phase noise in CMOS differential LC oscillators

Nikpaik

Nabavi

2015

Circuit Theory & Apps

View full text Add to dashboard Cite

SUMMARYAn analysis of the flicker noise conversion to close-in phase noise in complementary metal-oxide semiconductor (CMOS) differential inductance-capacitance (LC)-voltage controlled oscillator is presented. The contribution of different mechanisms responsible for flicker noise to phase noise conversion is investigated from a theoretical point of view. Impulse sensitivity function theory is exploited to quantify flicker noise to phase noise conversion process from both tail and core transistors. The impact of different parasitic capacitances inside the active core on flicker noise to phase noise conversion is investigated. Also, it is shown how different flicker noise models for core metal-oxide semiconductor (MOS) transistors may result in different close-in phase noise behaviors. Based on the developed analysis, design guidelines for reducing the close-in phase noise are introduced.

show abstract

Analysis and Design of Small-Signal Polar Transmitters for Cellular Applications

Cited by 19 publications

References 19 publications

A 1/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators

A 1/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators

Process, Voltage and Temperature Compensation Technique for Cascode Modulated PAs

Analysis of flicker noise conversion to phase noise in CMOS differential LC oscillators

Contact Info

Product

Resources

About