2011
DOI: 10.1109/tdmr.2010.2096508
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of Bias Stress Instability in Amorphous InGaZnO Thin-Film Transistors

Abstract: In this paper, we report an analysis of electrical bias stress instability in amorphous InGaZnO (a-IGZO) thinfilm transistors (TFTs). Understanding the variations of TFT characteristics under an electrical bias stress is important for commercial goals. In this experiment, the positive gate bias is initially applied to the tested a-IGZO TFTs, and subsequently, the negative gate bias is applied to the TFTs. For comparison with the subsequently negative-gate-bias-applied TFTs, another experiment is performed by d… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

6
57
0

Year Published

2012
2012
2024
2024

Publication Types

Select...
10

Relationship

0
10

Authors

Journals

citations
Cited by 109 publications
(65 citation statements)
references
References 18 publications
6
57
0
Order By: Relevance
“…Following the positive voltage stress tests, neither shifted to the left nor deteriorated. These results accord with the trend observed for Si 3 N 4 sample and the characteristics of positive gate voltage stress [19][20][21]. This phenomenon is attributed to the interface effect between the gate-insulating layer and the IGZO.…”
Section: Resultssupporting
confidence: 91%
“…Following the positive voltage stress tests, neither shifted to the left nor deteriorated. These results accord with the trend observed for Si 3 N 4 sample and the characteristics of positive gate voltage stress [19][20][21]. This phenomenon is attributed to the interface effect between the gate-insulating layer and the IGZO.…”
Section: Resultssupporting
confidence: 91%
“…With increasing addition of Zr, Zr-doped IZO became unstable under PBS, but were stable under NBS. According to previous studies of Si-based TFTs, two main mechanisms for the shift of V th under gate bias stress were reported [31]. One is charge trapping at the interface between the active layer and dielectric.…”
Section: Resultsmentioning
confidence: 99%
“…3) The positive shift in threshold voltage for active pixels needs further investigation but it is suspected that this behavior is a result of bias-stress induced positive threshold voltage shift of the InGaZnO driving TFTs [14]- [17]. 4) Also the negative shift in threshold voltage of the driving TFT for inactive pixels needs further investigation, but it is suspected that this behavior is a result of the thermal and photo-instability of the backplane TFTs.…”
Section: ) Experimentsmentioning
confidence: 99%