1997
DOI: 10.1063/1.364442
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of n+p silicon junctions with varying substrate doping concentrations made under ultraclean processing technology

Abstract: Articles you may be interested inObserving two stage recovery of gate oxide damage created under negative bias temperature stress

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
15
0

Year Published

1999
1999
2018
2018

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 28 publications
(15 citation statements)
references
References 26 publications
0
15
0
Order By: Relevance
“…In addition, similar values for ͉E T ϪE i ͉ have been obtained in the past for diodes in p-type Cz silicon substrates. 1 This procedure has also been applied for diodes on epitaxial ͑epi͒ wafers as shown in Table I. It can be noticed from the last two columns that in both cases the accuracy is within 20%.…”
Section: ͑6͒mentioning
confidence: 98%
“…In addition, similar values for ͉E T ϪE i ͉ have been obtained in the past for diodes in p-type Cz silicon substrates. 1 This procedure has also been applied for diodes on epitaxial ͑epi͒ wafers as shown in Table I. It can be noticed from the last two columns that in both cases the accuracy is within 20%.…”
Section: ͑6͒mentioning
confidence: 98%
“…According to [17-20, 26, 58], the junction capacitances can be computed with the following equations: Cjθ=AjθCjS0θ(1VθVbiθ)MjSθ+PjθCjSW0θ(1VθVbiθ)MitalicjSWθ=Cj0θ(1VθVbiEFFθ)Mjθε0εSiAjθWθwhere the newly introduced parameters are: P jθ , the perimeter of the considered junction (θ = 1 for J 1 and 2 for J 2 ); C jS0θ , the zero-bias junction area capacitance; C jSW0θ , the zero-bias sidewall capacitance; C j0θ , the zero-bias effective capacitance; V biθ , the built-in potential; V biEFFθ , the effective built-in potential; M jSθ , M jSWθ and M jθ , dimensionless technological parameters depending on the doping profiles of both PN junctions (with values around 1/2 and 1/3 for the abrupt and the linear junctions respectively); ε 0 ε Si , the silicon permittivity, V1=VwellVdiff and V2=VwellVsub.…”
Section: Bdj Spice Modelmentioning
confidence: 99%
“…Note that the capacitance value depends on the depletion layer width. According to [8,9,14], this mechanism can be taken into account by evaluating the junction capacitance as follows:…”
Section: Large-signal Modelmentioning
confidence: 99%