Analysis of low voltage bulk-driven self-biased high swing cascode current mirror

Aggarwal, Bhawna; Gupta, Maneesha; Gupta, Anil Kumar

doi:10.1016/j.mejo.2012.12.006

Cited by 43 publications

(13 citation statements)

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Because of nonlinear mathematical equations of the MOSFETs at low voltages, analysis of the circuit becomes complicated. For solving this problem, designers have compensated these nonidealities by choosing the aspect ratios of MOSFETs by trial and error (T&E) method [21]. Using of this method has been the only solution so far.…”

Section: M1smentioning

confidence: 99%

A Low Noise, Low Power Phase-Locked Loop, Using Optimization Methods

Ghaderi

Erfani-Jazi

Mohseni-Mirabadi

2016

Journal of Electrical and Computer Engineering

View full text Add to dashboard Cite

A divider-less, low power, and low jitter phase-locked loop (PLL) is presented in this paper. An extra simple open loop phase frequency detector (PFD) is proposed which reduces the power consumption and increases the overall speed. A novel bulk driven Wilson charge pump circuit, whose performance is enhanced by some optimization algorithms, is also introduced to get high output swing and high current matching. The designed PLL is utilized in a0.18 μmCMOS process with a 1.8 V power supply. It has a wide locking range frequency of 500 MHz to 5 GHz. In addition, through the use of a dead-zone-less PFD and a divider-less PLL, the overall jitter is decreased significantly.

show abstract

Section: M1smentioning

confidence: 99%

A Low Noise, Low Power Phase-Locked Loop, Using Optimization Methods

Ghaderi

Erfani-Jazi

Mohseni-Mirabadi

2016

Journal of Electrical and Computer Engineering

View full text Add to dashboard Cite

show abstract

“…Low-voltage low-power design involves various promising techniques so that the complete analog circuit could meet the proposed design requirements. Various low-voltage, low-power design techniques have been reported in many literatures explaining techniquies like sub-threshold MOSFETs, level shifter approach, selfcascade approach, bulkdriven approach and use of FGMOS instead of simple MOSFETs [2][3][4][5][6][7][8][9][10][11].Blolek et al [14] have introduced and explains behavioral model of new active element like Voltage Differencing Buffered Amplifier (VDBA),Voltage Differencing Current Conveyor (VDCC) Voltage Differencing Transconductance Amplifier (VDTA),. These active elements are obtained by replacement of current differencing unit in Current Differencing Buffered Amplifier (CDBA), Current Differencing Transconductance Amplifier (CDTA) etc.…”

Section: Introductionmentioning

confidence: 99%

High Performance Voltage Differencing Inverting Buffer Amplifier (VDIBA)

2017

IJRASET

View full text Add to dashboard Cite

“…Researchers are working towards the development low voltage designs to meet the requirements of modern era of scaled technology. Techniques such as bulk driven, sub threshold, gate MOSFET can be used to overcome threshold limitation [2][3][4][5][6][7]. Unfortunately, low trans conductance is the demerit of these mentioned techniques and hence also suffers from less bandwidth.…”

Section: Introductionmentioning

confidence: 99%

A High Performance Bulk Driven Quasi Floating Gate MOSEFT Based Current Mirror

Rana

Afzal

Prasad

2016

Procedia Computer Science

View full text Add to dashboard Cite

A high performance low voltage bulk driven quasi floating gate MOS based current mirror has been proposed. The combination of bulk driven and quasi FGMOS decreases the input impedance upto 120 Ω which is four times smaller than current mirror based on only bulk driven technique. The bandwidth has also been improved upto 173 MHz which is three folds of bandwidth of conventional bulk driven current mirror. Very high output impedance upto 1GΩ is achieved using self cascode technique in output section depending the value of factor m. Small signal analysis of proposed circuit verifies the simulated results. The circuit is simulated using 0.18μm CMOS technology with supply voltage of ±0.3V. The proposed current mirror is highly suitable for low voltage applications.

show abstract

Analysis of low voltage bulk-driven self-biased high swing cascode current mirror

Cited by 43 publications

References 16 publications

A Low Noise, Low Power Phase-Locked Loop, Using Optimization Methods

A Low Noise, Low Power Phase-Locked Loop, Using Optimization Methods

High Performance Voltage Differencing Inverting Buffer Amplifier (VDIBA)

A High Performance Bulk Driven Quasi Floating Gate MOSEFT Based Current Mirror

Contact Info

Product

Resources

About