2014
DOI: 10.1088/1674-4926/35/10/104002
|View full text |Cite
|
Sign up to set email alerts
|

Analytical model for subthreshold current and subthreshold swing of short-channel double-material-gate MOSFETs with strained-silicon channel on silicon—germanium substrates

Abstract: The present work gives some insight into the subthreshold behaviour of short-channel double-material-gate strained-silicon on silicon—germanium MOSFETs in terms of subthreshold swing and off-current. The formulation of subthreshold current and, thereupon, the subthreshold swing have been done by exploiting the expression of potential distribution in the channel region of the device. The dependence of the subthreshold characteristics on the device parameters, such as Ge mole fraction, gate length ratio, work fu… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 11 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…For shallow source/drain, doping needs to be increased to keep the sheet resistance constant otherwise, increased series resistance would be encountered, which induces difficulty in accessing the channel, hence vitiates the device performance radically . Therefore, the concept of strain engineering to develop new heterostructure devices have been explored to some extent and has become a crucial feature in present CMOS technology since it enhances the drain current without further gate length scaling, which seemed to be a promising solution for further improvement in device performances …”
Section: Introductionmentioning
confidence: 99%
“…For shallow source/drain, doping needs to be increased to keep the sheet resistance constant otherwise, increased series resistance would be encountered, which induces difficulty in accessing the channel, hence vitiates the device performance radically . Therefore, the concept of strain engineering to develop new heterostructure devices have been explored to some extent and has become a crucial feature in present CMOS technology since it enhances the drain current without further gate length scaling, which seemed to be a promising solution for further improvement in device performances …”
Section: Introductionmentioning
confidence: 99%