Area-Optimized Technology Mapping for Hybrid FPGAs

Technology mapping algorithms for hybrid fpgas containing lookup tables and plas

“…In this paper, a hill-climbing phase is performed during subgraph generation to cover reconvergent paths with PLA logic. A preliminary version of our hybrid technology mapping approach was previously presented [28] which did not provide for this extended search or for timing-constrained mapping.…”