Proceedings of the Fifth IEEE International Workshop on Behavioral Modeling and Simulation. BMAS 2001 (Cat No.01TH8601)
DOI: 10.1109/bmas.2001.962506
|View full text |Cite
|
Sign up to set email alerts
|

Behavioural modelling of operational amplifier faults using analogue hardware description languages

Abstract: Abstract

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 9 publications
0
3
0
Order By: Relevance
“…The time-domain algorithm for fault simulation work in two iterative shells. One is the outer iteration that steps through [22] Fault modeling and simulation [23] Parametric fault simulation 2011 [24] Efficient time-domain simulation [25] Fault equivalence 2011 [26] Fault sensitivity analysis [27] Parametric variation 2011 [28] Fault sensitivity analysis [29] Behavioral level simulation 2012 [30] Fast fault simulation [31] Behavioral level simulation 2012 [32] Layout level defect injection [33] Fault sensitivity analysis 2012 [34] Inductive Fault analysis [35] High-level fault simulation 2013 [36] Numerical-based method [37] Parallel fault simulation 2013 [38] Inductive fault analysis [39] Tool for fault simulation 2013 [40] High-level fault simulation [9] Behavioral level simulation 2014 [41] Fault list compression technique [42] Multi-level hierarchical analogue fault simulation 2014 [43] Practical random sampling [44] Fast fault simulation for nonlinear analog circuits 2014 [45] Impedance calculation [46] [77] Macro modeling of analog components [78] Behavioral level fault simulation 2018 [79] Simulation at high abstraction level [80] Systematic method 2018 [81] Random sampling [82] Mixed-mode fault simulation 2019 [2] Likelihood-weighted random sampling of defects [83] Test point selection 2019 [84] Industrial Analog fault simulator [85] Analog fault injection and simulation interface 2019 ...…”
Section: A Transient Fault Simulationmentioning
confidence: 99%
See 2 more Smart Citations
“…The time-domain algorithm for fault simulation work in two iterative shells. One is the outer iteration that steps through [22] Fault modeling and simulation [23] Parametric fault simulation 2011 [24] Efficient time-domain simulation [25] Fault equivalence 2011 [26] Fault sensitivity analysis [27] Parametric variation 2011 [28] Fault sensitivity analysis [29] Behavioral level simulation 2012 [30] Fast fault simulation [31] Behavioral level simulation 2012 [32] Layout level defect injection [33] Fault sensitivity analysis 2012 [34] Inductive Fault analysis [35] High-level fault simulation 2013 [36] Numerical-based method [37] Parallel fault simulation 2013 [38] Inductive fault analysis [39] Tool for fault simulation 2013 [40] High-level fault simulation [9] Behavioral level simulation 2014 [41] Fault list compression technique [42] Multi-level hierarchical analogue fault simulation 2014 [43] Practical random sampling [44] Fast fault simulation for nonlinear analog circuits 2014 [45] Impedance calculation [46] [77] Macro modeling of analog components [78] Behavioral level fault simulation 2018 [79] Simulation at high abstraction level [80] Systematic method 2018 [81] Random sampling [82] Mixed-mode fault simulation 2019 [2] Likelihood-weighted random sampling of defects [83] Test point selection 2019 [84] Industrial Analog fault simulator [85] Analog fault injection and simulation interface 2019 ...…”
Section: A Transient Fault Simulationmentioning
confidence: 99%
“…These techniques are possibly best if used in multi-level fault simulations. The idea of modeling faults at the behavioral level has been discussed in [9], [29], [31], [35], [53], [62], [66], [74], [78], [82], [89], [91] to speed up the fault simulation process.…”
Section: B Fault Simulation Using High-level Modelsmentioning
confidence: 99%
See 1 more Smart Citation