2012
DOI: 10.1088/0268-1242/27/4/045003
|View full text |Cite
|
Sign up to set email alerts
|

Benefits of cryo-implantation for 28 nm NMOS advanced junction formation

Abstract: In this paper, the integration benefits from cryogenic NMOS source drain extension implants on a state-of-the-art 28 nm logic flow are demonstrated and discussed. It is shown that device benefits, such as improved short channel effect, drain-induced barrier lowering and static random access memory yield improvement, can be achieved via damage engineering and enhanced dopant halo activation.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
10
0

Year Published

2013
2013
2024
2024

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 14 publications
(10 citation statements)
references
References 10 publications
0
10
0
Order By: Relevance
“…Positive results are reported such as 3.5% device gain, junction leakage reduction, and DIBL improvement [1]. In this paper, Ga replacing single HS-P halo studies were conducted for SRAM or core NFET devices using a similar 28nm poly-SiON process reported previously [2][3][4].…”
Section: Introductionmentioning
confidence: 82%
“…Positive results are reported such as 3.5% device gain, junction leakage reduction, and DIBL improvement [1]. In this paper, Ga replacing single HS-P halo studies were conducted for SRAM or core NFET devices using a similar 28nm poly-SiON process reported previously [2][3][4].…”
Section: Introductionmentioning
confidence: 82%
“…While the gate length was further scaled to 45 nm node and beyond, the transient enhanced diffusion (TED) effect of the dopant was more and more apparent and a desired junction depth (International Semiconductor Technology Development Roadmap(ITRS) required) could not be achieved by just low energy implantation. Some novel solutions e.g., co-implantation, cryogenic implantation or Cluster implant were developed to reduce the dopant's diffusion in the substrate during activation step [102][103][104][105][106]. For co-implantation, carbon was proved to be an appropriate species with good control of dopant diffusion in both silicon or germanium based transistors [107,108].…”
Section: Dopant Implantation In Cmosmentioning
confidence: 99%
“…However, PAI performed at Manuscript room temperature (RT) may not be sufficient for the reduction of the residual defects and junction leakage [20]. Recently, an advanced cold PAI technique using carbon (C) was reported as alternative to the traditional PAI performed at RT [20], [21] and a cold Si implant for NiPt silicide formation was reported [22]. The cold PAI effectively reduces the implantinduced residual defect density, junction leakage, and dopant diffusion.…”
Section: Introductionmentioning
confidence: 99%