2017
DOI: 10.1109/tvlsi.2016.2606579
|View full text |Cite
|
Sign up to set email alerts
|

Bias Temperature Instability Mitigation via Adaptive Cache Size Management

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 11 publications
(1 citation statement)
references
References 41 publications
0
1
0
Order By: Relevance
“…In addition, cache could also be a performance bottleneck, since they are used to bridge the processor-memory performance gap. However, even though previous work has shown that caches may contribute to a chip's temperature [12,13], the thermal impacts of cache configurations have not been thoroughly investigated.…”
Section: Introductionmentioning
confidence: 99%
“…In addition, cache could also be a performance bottleneck, since they are used to bridge the processor-memory performance gap. However, even though previous work has shown that caches may contribute to a chip's temperature [12,13], the thermal impacts of cache configurations have not been thoroughly investigated.…”
Section: Introductionmentioning
confidence: 99%