2014
DOI: 10.1109/tns.2014.2369424
|View full text |Cite
|
Sign up to set email alerts
|

Circuit Level Modeling of Extra Combinational Delays in SRAM-Based FPGAs Due to Transient Ionizing Radiation

Abstract: This paper presents circuit level models that explain the extra combinational delays in a SRAM-based FPGA (Virtex-5) due to Single Event Upsets (SEUs). Several scenarios of extra combinational delays are simulated based on the circuit architecture of the FPGA core, namely Configurable Logic Blocks (CLBs) and routing. It is found that the main delay contribution originates from extra interconnection lines that are unintentionally connected to the main circuit path via pass transistors activated by SEUs. Moreove… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2016
2016
2020
2020

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 7 publications
(2 citation statements)
references
References 13 publications
0
2
0
Order By: Relevance
“…F IELD Programmable Gate Arrays (FPGAs) have attracted a lot of interest in various domains due to their high circuit density and growing performance capability. These semiconductor devices are structured in an array of configurable logic blocks (CLB) connected via a programmable routing interconnection network [1], [2]. Advances in semiconductor technology enabled integrating programmable logics with complex systems in a single silicon die.…”
Section: Introductionmentioning
confidence: 99%
“…F IELD Programmable Gate Arrays (FPGAs) have attracted a lot of interest in various domains due to their high circuit density and growing performance capability. These semiconductor devices are structured in an array of configurable logic blocks (CLB) connected via a programmable routing interconnection network [1], [2]. Advances in semiconductor technology enabled integrating programmable logics with complex systems in a single silicon die.…”
Section: Introductionmentioning
confidence: 99%
“…Single event transients (SETs), voltage disturbances generated when particles strike sensitive nodes [1], may propagate through the logic and eventually be latched, leading to behavioural errors of affected circuits [2]. As technology shrinks and operating frequencies increase, SETs are an ever-increasing issue for integrated circuits (ICs) adopted in safety-critical applications [3,4,5,6].…”
Section: Introductionmentioning
confidence: 99%