2009
DOI: 10.1021/nl802756u
|View full text |Cite
|
Sign up to set email alerts
|

CMOS-Analogous Wafer-Scale Nanotube-on-Insulator Approach for Submicrometer Devices and Integrated Circuits Using Aligned Nanotubes

Abstract: Massive aligned carbon nanotubes hold great potential but also face significant integration/assembly challenges for future beyond-silicon nanoelectronics. We report a wafer-scale processing of aligned nanotube devices and integrated circuits, including progress on essential technological components such as wafer-scale synthesis of aligned nanotubes, wafer-scale transfer of nanotubes to silicon wafers, metallic nanotube removal and chemical doping, and defect-tolerant integrated nanotube circuits. We have achie… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

3
168
1

Year Published

2009
2009
2021
2021

Publication Types

Select...
7
1

Relationship

1
7

Authors

Journals

citations
Cited by 155 publications
(173 citation statements)
references
References 24 publications
3
168
1
Order By: Relevance
“…4a,b, respectively. In brief, the cloned (7, 6) nanotubes grown on quartz substrates were transferred to Si/SiO 2 substrates with 50 nm SiO 2 using methods described in our previous publication 9 . This was followed by formation of Ti/Pd (0.5/50 nm) source/drain metal contacts using lithography and lift-off techniques.…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…4a,b, respectively. In brief, the cloned (7, 6) nanotubes grown on quartz substrates were transferred to Si/SiO 2 substrates with 50 nm SiO 2 using methods described in our previous publication 9 . This was followed by formation of Ti/Pd (0.5/50 nm) source/drain metal contacts using lithography and lift-off techniques.…”
Section: Resultsmentioning
confidence: 99%
“…According to the above analysis, (6,5) tubes should grow five times faster than (9,1). Precise rate measurement is challenging because of the short growth duration and non-synchronized initiation of growth 36 .…”
Section: What Is the Mechanism Of The Vpe-based Swcnt Cloning?mentioning
confidence: 99%
See 1 more Smart Citation
“…[1][2][3][4][5][6][7][8][9][10][11] The TFTs fabricated from a network of CNTs can be advantageous to individual nanotube devices as they provide more device to device homogeneity and cover large areas. Since in the CNT TFTs a large number of nanotubes contribute in the transportation of charge simultaneously, the output current can also be significantly increased.…”
Section: Introductionmentioning
confidence: 99%
“…Notable progress has been made on the large‐scale fabrication of CNT thin films in recent years using floating catalyst chemical vapor deposition (CVD)1, 2, 11 or solution‐processed deposition methods 12, 13, 14. However, due to the lack of techniques that allow the deposition of liquid photoresists on an extremely large scale, CNT‐based electronic devices have been limited to the wafer‐scale12, 15, 16 or medium‐scale integration level 17, 18. Printing technology, such as inkjet printing,19, 20, 21, 22, 23, 24 screen printing,25, 26, 27, 28 and gravure printing,29, 30 in manufacturing electronics has drawn tremendous interest during the past few decades.…”
mentioning
confidence: 99%