Proceedings 21st International Conference on Computer Design
DOI: 10.1109/iccd.2003.1240940
|View full text |Cite
|
Sign up to set email alerts
|

CMOS high-speed I/Os - present and future

Abstract: High-speed I/O circuits, once used only for PHYs, are now widely used for intra-system signaling as well because of their bandwidth, power, area, and cost advantages. This technology enables chips with over 1 Tb/s of I/O bandwidth today and over 10 Tb/s of bandwidth by 2010 as both signaling rates and number of high-speed I/Os increase with process scaling. Key technologies that enable this growth in I/O performance include low-jitter clock circuits and equalized signaling. An analysis of clock jitter and chan… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
19
0

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 27 publications
(19 citation statements)
references
References 21 publications
0
19
0
Order By: Relevance
“…Relative to 6.25 Gb/s transceivers, this will reduce I/O related power dissipation, which is a major contributor to the overall power consumption in today's systems [8]. Calculations show that the ratio of I/O power to corepower will increase per chip technology generation with the reciprocal ratio of logic gate sizes [26].…”
Section: High-speed I/o Circuitsmentioning
confidence: 99%
“…Relative to 6.25 Gb/s transceivers, this will reduce I/O related power dissipation, which is a major contributor to the overall power consumption in today's systems [8]. Calculations show that the ratio of I/O power to corepower will increase per chip technology generation with the reciprocal ratio of logic gate sizes [26].…”
Section: High-speed I/o Circuitsmentioning
confidence: 99%
“…This rate of reduction matches the feature size reduction of silicon. This is the power scaling that would be expected when an ASIC is limited by its I/O power consumption [28].…”
Section: Optical Interconnects For Routers and Switchesmentioning
confidence: 99%
“…We are seeing 3D scaling today and it may modify the path by 2020 as well. Taking these factors into consideration and the work presented in [36] and [37], improvements are expected to be around 0.78x (22%) per year for processing (logic) and 0.9x (10%) per year for interconnects. These improvements are also not expected to be the same for all the areas in the network since the constraints are different.…”
Section: Equipment Power Consumption Improvements In 2020mentioning
confidence: 99%