2006 Norchip 2006
DOI: 10.1109/norchp.2006.329250
|View full text |Cite
|
Sign up to set email alerts
|

CMOS Logic Gates Based on the Minimum Theoretical Number of Transistor in Series

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2011
2011
2011
2011

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(4 citation statements)
references
References 6 publications
0
4
0
Order By: Relevance
“…Experiments have been carried out to evaluate the efficiency of the proposed FC-MDC method to compute MDCs (compared to QMC-MDC [7][8]). The algorithms have been developed in C++ programming language, and test platform used was a Core2Duo 2.4 GHz with 4 GB RAM.…”
Section: Resultsmentioning
confidence: 99%
See 3 more Smart Citations
“…Experiments have been carried out to evaluate the efficiency of the proposed FC-MDC method to compute MDCs (compared to QMC-MDC [7][8]). The algorithms have been developed in C++ programming language, and test platform used was a Core2Duo 2.4 GHz with 4 GB RAM.…”
Section: Resultsmentioning
confidence: 99%
“…The FC-MDC method is compared to QMC-MDC method [7][8], which is a slightly modified version of the well-known QuineMcCluskey algorithm [9]. The QMC-MDC method presents some limitations related to the number of prime implicants of the functions, as it has to compute nearly all prime implicants, making it quite computing expensive in some cases.…”
Section: Discussionmentioning
confidence: 99%
See 2 more Smart Citations