International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217)
DOI: 10.1109/iedm.1998.746471
|View full text |Cite
|
Sign up to set email alerts
|

CMOS metal replacement gate transistors using tantalum pentoxide gate insulator

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Publication Types

Select...
5
3
2

Relationship

0
10

Authors

Journals

citations
Cited by 52 publications
(5 citation statements)
references
References 8 publications
0
4
0
Order By: Relevance
“…However, when the film was deposited from the mixture of SiH 4 (or Si 2 H 6 ) and PDMAT, the carbon incorporation strength was almost the same as that of Si in the film. These results suggested that the major chemical state of carbon would be as volatile molecules after the reaction of NH 3 and PDMAT. On the other hand, a large amount of carbon would be deposited as a film component from the gas phase reaction of SiH 4 (or Si 2 H 6 ) and PDMAT.…”
Section: Resultsmentioning
confidence: 92%
“…However, when the film was deposited from the mixture of SiH 4 (or Si 2 H 6 ) and PDMAT, the carbon incorporation strength was almost the same as that of Si in the film. These results suggested that the major chemical state of carbon would be as volatile molecules after the reaction of NH 3 and PDMAT. On the other hand, a large amount of carbon would be deposited as a film component from the gas phase reaction of SiH 4 (or Si 2 H 6 ) and PDMAT.…”
Section: Resultsmentioning
confidence: 92%
“…In sub 0.1um MOS device, it requires new high-K materials as gate dielectrics which can prevent tunneling and reduce the direct tunneling current due to the higher dielectric constants [2]. During various high-K materials, silicon nitride is in common use and already have mature manufacturing methods, whose dielectric constant K=7,which is larger than silica's(K=3.9).It indicates that silicon nitride will be the key research of gate dielectric materials in the next few years [3].…”
Section: Introductionmentioning
confidence: 99%
“…The processing temperatures depend on the integration scheme used to implement the gate metal material. A ''gate last'' integration scheme would be the least aggressive with maximum processing temperatures of less than 600°C, 12 whereas a conventional integration scheme would be the most aggressive because the gate would be in place during the 1000°C several second anneal to activate the dopants in the source/drain regions. Other important criteria in the choice of a gate metal material include the ease of hydrogen diffusion through the material for dielectric interface passivation 13,14 and the deposition method.…”
mentioning
confidence: 99%