We present an evaluation of the thermal stability for various elemental metals and binary/ternary conducting compounds on gate dielectrics. The continued scaling of polysilicon gated complementary metal oxide semiconductor ͑CMOS͒ devices may face limitations such as polydepletion, incompatibility with some high-k dielectrics, high series resistance, and boron penetration. In this study, 24 different elemental metals and metallic compounds with work functions ranging from 4.0 to 5.2 eV covering n-type field effect transistor ͑nFET͒, midgap, and pFET gate electrodes were examined. The films were characterized during rapid thermal annealing in a forming gas ambient up to 1000°C. Three techniques, in situ X-ray diffraction, resistance, and elastic light scattering analysis were used simultaneously during annealing. It was found that many of the elemental materials, especially those with nFET work functions, undergo reactions with the SiO 2 and Al 2 O 3 gate dielectrics, while others became unstable because of melting ͑Al͒ or agglomeration ͑Co, Ni, Pd and CoSi 2 ). Two binary compounds, W 2 N and RuO 2 , underwent dissociation in the hydrogen-containing ambient. Materials stable above 700°C include Mo, W, Re, Ru, Co, Rh, Ir, Pd, Pt, W 2 N, TaN, TaSiN, and CoSi 2 , making them possible choices for integration involving higher temperature processing.Continued scaling of the gate length and gate oxide thickness of complementary metal oxide semiconductor ͑CMOS͒ transistors for higher performance and increased circuit density has reached a point where a number of issues have arisen. The potentially major issues include high gate tunneling leakage current, 1,2 polysilicon ͑poly-Si͒ gate depletion, 3 high gate resistance, 3 boron diffusion into the dielectric for pFETs, 4 poly-Si incompatibility with some high-k dielectrics, 5 and reliability.Many of these issues may be lessened or eliminated by replacing the poly-Si gate with a metal gate. Current state-of-the-art ultrathin gate oxynitride dielectrics show a continued increase in leakage current even though additional nitrogen incorporation has mitigated this to some extent. 6 Thinning the gate oxide further may not be practical, but there is an additional way to decrease the electrical thickness and thus increase CMOS performance. Three components make up the electrical thickness ͑capacitance͒ of the gate stack: the contribution from the Si substrate ͑due to the quantum mechanical effect͒, the dielectric layer itself, and the carrier depletion layer in the poly-Si formed when the field effect transistor ͑FET͒ device is turned on. 7 Replacement of the poly-Si gate with a metal gate eliminates the depletion and thus decreases the electrical thickness by the SiO 2 equivalent of 0.3-0.5 nm, without a substantial increase in leakage. 3 This also decreases the gate resistivity ͑the decrease depends on the choice of material͒ from that of 1-3 m ⍀ cm typical for the doped poly-Si. 8 For example, a CoSi 2 gate has a resistivity of 15-20 ⍀ cm, about two orders of magnitude less than...