2017
DOI: 10.14569/ijacsa.2017.080558
|View full text |Cite
|
Sign up to set email alerts
|

Collaborative Routing Algorithm for Fault Tolerance in Network on Chip CRAFT NoC

Abstract: Abstract-Many fault tolerance techniques have been proposed in Network on Chip to cope with defects during fabrication or faults during product lifetime. Fault tolerance routing algorithm provide reliable mechanisms for continue delivering their services in spite of defective nodes due to the presence of permanent and/or transient faults throughout their lifetime implementation. This paper presents a new approach in the domain of fault-tolerant NoC with two main contributions. Firstly, we consider a unified fa… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
0
0

Year Published

2017
2017
2017
2017

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 17 publications
0
0
0
Order By: Relevance
“…( 2017)inwhichpathdiversity PD information is integrated with local buffer occupancy information for output path selection. Nehnouh et al (2017) partitioned the architecture into subnets, and using the global congestion informationforeachsubnet,pathisselectedinthenetworkbymeasuringlocalcongestionstatusof eachnode.Boththestrategiesrequireasignificanthardwareduetotheuseofadedicatednetwork forintegratingboththeinformation.…”
Section: Related Workmentioning
confidence: 99%
“…( 2017)inwhichpathdiversity PD information is integrated with local buffer occupancy information for output path selection. Nehnouh et al (2017) partitioned the architecture into subnets, and using the global congestion informationforeachsubnet,pathisselectedinthenetworkbymeasuringlocalcongestionstatusof eachnode.Boththestrategiesrequireasignificanthardwareduetotheuseofadedicatednetwork forintegratingboththeinformation.…”
Section: Related Workmentioning
confidence: 99%