2010 Proceedings 60th Electronic Components and Technology Conference (ECTC) 2010
DOI: 10.1109/ectc.2010.5490687
|View full text |Cite
|
Sign up to set email alerts
|

Comparison of advanced PoP package configurations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2013
2013
2024
2024

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 15 publications
(2 citation statements)
references
References 1 publication
0
2
0
Order By: Relevance
“…The key features of those smart devices are providing thinner profile [2], faster data transfer rate and lower power consumption at high bandwidth [3]. In stacked memory application, 3.2~6.4 GB/s bandwidth of LPDDR2 DRAM can't provide faster access to the Internet and fluid viewing of high resolution video.…”
Section: Introductionmentioning
confidence: 99%
“…The key features of those smart devices are providing thinner profile [2], faster data transfer rate and lower power consumption at high bandwidth [3]. In stacked memory application, 3.2~6.4 GB/s bandwidth of LPDDR2 DRAM can't provide faster access to the Internet and fluid viewing of high resolution video.…”
Section: Introductionmentioning
confidence: 99%
“…Currently, most of the package on package (POP) stack adopted the bump interconnection with the solder balls as shown in Figure 1. Die embedded in the substrate which bonded to the underlying pad with golden wires; upper and lower substrates are interconnected by solder ball, after reflow soldering, the whole POP as a SOC was soldered to the printed circuit board [2,3,6]. However, traditional POP which adopted the bump interconnection with the solder balls may result in some issues, such as shifting, the bridging of adjacent solder balls, and the warpage of the substrate due to the different thermal stress which seriously influenced the practical application [4,5,7].…”
Section: Introductionmentioning
confidence: 99%