Custom topology rotary clock router with tree subnetworks

Taşkın, Barış; DeMaio, Joseph C.; Farell, Owen; Hazeltine, Michael; Ketner, Ryan

doi:10.1145/1529255.1529266

Cited by 15 publications

(6 citation statements)

References 33 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Back-to-back inverters are connected to this parallel loop to compensate for the [12,15,21,30,35,39], including zero clock skew operation [14,16], interconnect modeling [13], frequency estimation [32], phase estimation and control [31,34,38], phase noise [29] and variation-sensitivity [33]. Prototype designs have been demonstrated [28,37].…”

Section: Traveling Wave Clocksmentioning

confidence: 99%

High-performance, low-power resonant clocking

Guthaus

Taşkın

2012

Proceedings of the International Conference on Computer-Aided Design

Self Cite

View full text Add to dashboard Cite

Clock distribution networks consume a significant portion of onchip power. Traditional buffered clock distribution power is limited by frequency, capacitance, and activity rates. Resonant clock distributions can reduce this power by "recycling" energy on-chip and reducing the overall clock power. This tutorial introduces recent techniques for distributed-LC, traveling wave, and standing wave resonant clock distributions. In particular, the tutorial discusses the recent developments and open research problems. The tutorial covers both circuits, computer-aided design algorithms and methodologies for resonant clocking.

show abstract

Section: Traveling Wave Clocksmentioning

confidence: 99%

High-performance, low-power resonant clocking

Guthaus

Taşkın

2012

Proceedings of the International Conference on Computer-Aided Design

Self Cite

View full text Add to dashboard Cite

show abstract

“…Thus, a single ring can be used for multiphase clock signal generation in which the distributed loading capacitance needs to be balanced deliberately to obtain a predetermined rotation direction. Honkote and Taskin [12] and Taskin et al [13] proposed to deliver low-skew clock signals by snaking the tapping wires from multiphase rotary tapping points of a single ring (i.e., in low-skew resonant clock network design). However, 2.43× higher wirelength [12] is necessary for low-skew synchronization due to only sourcing the clock signal from one RTWO ring.…”

Section: Introductionmentioning

confidence: 99%

ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design

Teng

Taşkın

2015

IEEE Trans. VLSI Syst.

Self Cite

View full text Add to dashboard Cite

This paper presents a topology-based solution for a low-skew rotary oscillator array (ROA) clock distribution network design. An ROA-brick structure is proposed that limits the traveling wave oscillation to only two uniform ring rotation directions in the ROA-brick: all the rings in clockwise (CW) direction or all the rings in counter CW direction. An ROA built from the ROA-bricks has the following advantages: 1) similar to the ROA-brick, only two uniform ring rotation directions are feasible in the ROA; 2) the same phase tapping points of all the rings in the ROA are identifiable; and 3) these same phase tapping points of the ROA are independent from the two possible rotation directions. It is mathematically proved that the ROA-brick is the only ROA structure, which can limit the ring rotation direction combinations so as to guarantee the generation of same phase clock signals. The proposed brick-based ROA clock generation and distribution networks are designed for ISPD 10 clock benchmarks demonstrating the gigahertz operation with the low-skew clock generation and distributions through HSPICE.Index Terms-Clock distribution network design, resonant clock, synthesis.

show abstract

“…Previous resonant clock approaches include standing wave oscillators [2], rotary/salphasic clocks [3], [4] and resonant inductor-capacitor (LC) tanks [5]- [10]. Standing wave resonant clocks result in a constant phase but their amplitude varies depending on placement in the CDN.…”

Section: Introductionmentioning

confidence: 99%

Multi-frequency resonant clocks

LaCara

Lin

Guthaus

2015

2015 IEEE International Symposium on Circuits and Systems (ISCAS)

View full text Add to dashboard Cite

Abstract-Clock distribution networks consume a significant portion of total chip power in high-performance designs. Resonant clocks are one proposed method to lower this power in modern designs as well as a fewer required clock buffers. Recent resonant solutions are limited to optimal performance at one particular frequency which is problematic since dynamic frequency scaling is often used to lower overall system power. This paper introduces the first scheme to produce a clock distribution network with a tunable resonant frequency. Experimental results show the resonant frequency ranges from 1.2GHz to 2.6GHz while saving up to 41% of the power on the clock distribution network when compared to the non-resonant distribution.

show abstract

Custom topology rotary clock router with tree subnetworks

Cited by 15 publications

References 33 publications

High-performance, low-power resonant clocking

High-performance, low-power resonant clocking

ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design

Multi-frequency resonant clocks

Contact Info

Product

Resources

About