2011 Information Theory and Applications Workshop 2011
DOI: 10.1109/ita.2011.5743581
|View full text |Cite
|
Sign up to set email alerts
|

Cyclic and quasi-cyclic LDPC codes: New developments

Abstract: This paper presents a technique to decompose a cyclic code given by a parity-check matrix in circulant form into descendant cyclic and quasi-cyclic codes of various length and rates. Based on this technique, cyclic finite geometry (FG) LDPC codes are decomposed into a large class of cyclic FG-LDPC codes and a large class of quasi-cyclic FG-LDPC codes.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
4
0

Year Published

2012
2012
2021
2021

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 9 publications
(4 citation statements)
references
References 41 publications
0
4
0
Order By: Relevance
“…As a consequence, they have very low error-floors. FG-LDPC codes that can achieve a BER below 10 −15 have been reported recently [19], [20]. The techniques developed can be modified to analyze the trapping set structure of several classes of QC-LDPC codes constructed based on finite field and experimental designs, such as Latin squares.…”
Section: Conclusion and Remarksmentioning
confidence: 99%
“…As a consequence, they have very low error-floors. FG-LDPC codes that can achieve a BER below 10 −15 have been reported recently [19], [20]. The techniques developed can be modified to analyze the trapping set structure of several classes of QC-LDPC codes constructed based on finite field and experimental designs, such as Latin squares.…”
Section: Conclusion and Remarksmentioning
confidence: 99%
“…Storage systems typically require frame-error-rates lower than 10 −15 , making the design of LDPC codes with low errorfloors necessary for applications to flash memory. This topic has generated a significant amount of recent research including [15] [16] [17] [18] [19].…”
Section: B Basics Of Ldpc Codesmentioning
confidence: 99%
“…Designing LDPC codes with low error-floors is crucial for the flash memory application since storage systems usually require block-error-rates lower than 10 −15 . This topic has generated a significant amount of recent research including [15] [16] [17] [18] [19] [20].…”
Section: B Basics Of Ldpc Codesmentioning
confidence: 99%