Dependability Consequences of Fault-Tolerant Technique Integrated in Stack Processor Emulator using Information flow approach

Jallouli, Mehdi; Belhadaoui, Hicham; Diou, Camille; Monteiro, Fabrice; Malassé, Olaf; Aubry, Jean‐François; Dandache, Abbas; Buchheit, Grégory; Medromi, Hicham

doi:10.1109/dtis.2008.4540256

2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era 2008

DOI: 10.1109/dtis.2008.4540256

|View full text |Cite

Dependability Consequences of Fault-Tolerant Technique Integrated in Stack Processor Emulator using Information flow approach

Mehdi Jallouli¹,

Hicham Belhadaoui²,

Camille Diou³

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2015

Publication Types

Select...

Other1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

XYZ: Hybrid Network on Chip

Chaib

Monteiro²,

Dandache³

2015

2015 39th National Systems Conference (NSC)

View full text Add to dashboard Cite

Network-on-ChipNoC architecture provides a good way to build efficient connections and avoid the limitation of bus-based solution. NoC has emerged as a solution to the problems caused by the shared bus communication approach in Systemon-Chip (SoC) implementation. The problems caused by the shared-busses are generally lack of scalability, clock skew, lack of support for current communication and power consumption. The communication requirement of this paradigm is affected by architecture parameters such as the topology, routing, buffer size etc. In this paper, we propose a new approach consisting of an XYZ hybrid Network-on-Chip NoC. This architecture takes on the advantages of the scalable bandwidth of the regular mesh topology and the low latency characteristics of the bus-based networks. We have chosen the store and forwarding switching as switching methods for packets because of the parallel nature of the architecture. We describe in detail the new proposed architecture to get a low latency and give the hardware simulation.

show abstract

XYZ: Hybrid Network on Chip

Chaib

Monteiro²,

Dandache³

2015

2015 39th National Systems Conference (NSC)

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Dependability Consequences of Fault-Tolerant Technique Integrated in Stack Processor Emulator using Information flow approach

Cited by 1 publication

References 5 publications

XYZ: Hybrid Network on Chip

XYZ: Hybrid Network on Chip

Contact Info

Product

Resources

About