Design and Analysis of Testable Mutual Exclusion Elements

Zhang, Yang; Heck, Leandro S.; Moreira, Matheus T.; Zar, David M.; Breuer, M.A.; Calazans, Ney; Beerel, Peter A.

doi:10.1109/async.2015.28

Cited by 3 publications

(1 citation statement)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In figure 7, an imaging simulation, in which ASIC and the MCP charge cloud have been modeled, shows the degradation of the spatial resolution in case of charge sharing effect. As a consequence, an algorithm where a system of arbitrators [8] (i.e. MUTEXes) compares the charge collected by different pixels, both in the vertical and in the horizontal direction, has been implemented.…”

Section: Charge Sharing Correction Logic and Readout Stagementioning

confidence: 99%

Design of MIRA, a low-noise pixelated ASIC for the readout of micro-channel plates

Fabbrica¹,

Carminati²,

Butta³

et al. 2022

J. Inst.

View full text Add to dashboard Cite

We present the design of the first prototype of MIRA (MIcro-channel plate Readout ASIC) that has been designed to read out Micro-Channel Plates (MCP), in particular for UV spectroscopy. MIRA will be able to detect the cloud of electrons generated by each photon interacting with the MCP, sustaining high local and global count rates to fully exploit the MCP intrinsic dynamic range with low dead time. The main rationale that guided the electronics design is the reduction of the input Equivalent Noise Charge (ENC) in order to allow operations with lower MCP gain, thus improving its lifetime, crucial aspect for long missions in space. MIRA features two selectable analog processing times, 133 ns or 280 ns (i.e. fast mode or slow mode), granting a count rate per pixel of 100 kcps. Moreover, it shows an Equivalent Noise Charge ENC = 17 e r m s − . A spatial resolution of 35 μm and an operation with zero dead time, due to the readout, are targeted. The low noise, high count rate and high spatial resolution requirements are expected by keeping a compact pixel size (35 μm × 35 μm) for a total of 32 × 32 pixels in a 2 mm × 2 mm ASIC area. In this work, the ASIC design is described.

show abstract

Section: Charge Sharing Correction Logic and Readout Stagementioning

confidence: 99%