1997
DOI: 10.1016/s0964-1807(97)00050-1
|View full text |Cite
|
Sign up to set email alerts
|

Design issues in ultra-fast ultra-low-power superconductor Batcher-banyan switching fabric based on RSFQ logic/memory family

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

1999
1999
2023
2023

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 13 publications
0
3
0
Order By: Relevance
“…
Figure 5 Symbol ( a ), schematic ( b ), and simulation results ( c ) of a DRO cell with two readout ports (DRO2R). The DRO2R cell performs largely the same operation as the DRO—but in this case, the storage element is shared between two parallel loops: B4-L5-B2-L2-B3 and B4-L5-B5-L8-B8 46 . A pulse appearing on either clock input will clear the stored SFQ and push it to the respective output line.
…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…
Figure 5 Symbol ( a ), schematic ( b ), and simulation results ( c ) of a DRO cell with two readout ports (DRO2R). The DRO2R cell performs largely the same operation as the DRO—but in this case, the storage element is shared between two parallel loops: B4-L5-B2-L2-B3 and B4-L5-B5-L8-B8 46 . A pulse appearing on either clock input will clear the stored SFQ and push it to the respective output line.
…”
Section: Resultsmentioning
confidence: 99%
“…For the design of the memory controller’s key components, as illustrated in Figs. 4 , 5 , and 6 , we began with publicly accessible schematics 45 , 46 . To achieve a higher operational frequency and wider bias margins, the number of JJs on the critical path of the corresponding circuit was minimized.…”
Section: Methodsmentioning
confidence: 99%
“…In addition to RL, other computational models such as spiking neural networks that interpret values by the number of incoming pulses [18], digital signal processing (DSP) [19], and NoCs (Networks-on-Chip) [15], [20], also motivate shift registers that are used as storage or buffers. In those applications, scaling up computation or the range of data values that each operand can represent requires deep shift registers, up to hundreds or thousands of stages; this would quickly become impractical with DFF-based shift registers.…”
mentioning
confidence: 99%