Design Techniques for Low-Power and Low-Voltage Bandgaps

Barteselli, Edoardo; Sant, Luca; Gaggl, Richard; Basçhirotto, A.

doi:10.3390/electricity2030016

Cited by 12 publications

(6 citation statements)

References 18 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Because the layout area is related to the process, for the purpose of a fair comparison, the parameter of the layout area is not used in FOM, which only uses the temperature range, best TC, quiescent current, and PSR. It can be seen from the results that the value of FOM in this paper is much higher than that in [11,15], almost similar to that in [12,13], but lower than that in [10]. However, the FOM of [10] is only because of the excellent parameter of I Q , while the rest of the performance is ordinary.…”

Section: E Comparison Between the Simulated Characteristics Of The Pr...supporting

confidence: 46%

“…Compared to the BGR circuit without the curvature correction technique, the BGR circuit is improved by about three times. However, in this structure, the expression for the emitter current of Q 2 is actually (10) where there are excess high-order temperature terms with a certain impact on I REF . The coefficient of this current can be further reduced, and a more accurate I REF can be achieved.…”

Section: Principle Of Conventional Current-mode Bgr Circuitsmentioning

confidence: 99%

“…The performance of the proposed BGR circuit is compared to that of other previous BGR circuits [10][11][12][13][14], as shown in Table 2. It can be observed from Table 2 that due to more accurate high-order compensation, the TC of the proposed structure is superior to that of previous works over a wider range of temperatures, and there are also certain comprehensive advantages in layout area, current consumption, and PSR.…”

Section: E Comparison Between the Simulated Characteristics Of The Pr...mentioning

confidence: 99%

See 2 more Smart Citations

A High-Precision Current-Mode Bandgap Reference with Nonlinear Temperature Compensation

Chen

Wang

et al. 2023

Micromachines

View full text Add to dashboard Cite

A high-precision current-mode bandgap reference (BGR) circuit with a high-order temperature compensation is presented in this paper. In order to achieve a high-precision BGR circuit, the equation of the nonlinear current has been modified and the high-order term of the current flowing into the nonlinear compensation bipolar junction transistor (NLCBJT) is compensated further. According to the modified equation, two solutions are designed to improve the output accuracy of BGR circuits. The first solution is to divide the NLCBJT branch into two branches to reduce the coefficient of the nonlinear temperature compensation current. The second solution is to inject the nonlinear current into the two branches based on the first one to further eliminate the temperature coefficient (TC) of the current flowing into the NLCBJT. The proposed BGR circuit has been designed using the Semiconductor Manufacturing International Corporation (SMIC) 55 nm CMOS process. The simulation results show that the variations in currents flowing into NLCBJTs improved from 148.41 nA to 69.35 nA and 7.4 nA, respectively, the TC of the output reference current of the proposed circuit is approximately 3.78 ppm/°C at a temperature range of −50 °C to 120 °C with a supply voltage of 3.3 V, the quiescent current consumption of the entire BGR circuit is 42.13 μA, and the size of the BGR layout is 0.044 mm2, leading to the development of a high-precision BGR circuit.

show abstract

Section: E Comparison Between the Simulated Characteristics Of The Pr...supporting

confidence: 46%

Section: Principle Of Conventional Current-mode Bgr Circuitsmentioning

confidence: 99%

Section: E Comparison Between the Simulated Characteristics Of The Pr...mentioning

confidence: 99%

See 1 more Smart Citation

A High-Precision Current-Mode Bandgap Reference with Nonlinear Temperature Compensation

Chen

Wang

et al. 2023

Micromachines

View full text Add to dashboard Cite

show abstract

“…However, it is essential to note that in our circuit, the current flowing across transistors is large (about 30 µA), leading to a high value of power dissipation. Furthermore, in terms of TC, our work does not perform as well as the studies [34] and [35], because in these works, a high-order piecewise curvature technique 159.9688@DC 99.9896@1kHz 91 @ DC 70 @ DC 20.21 @ DC 95 @ DC S : schematic simulation, L : post-layout simulation, M : measurement…”

Section: B Resultsmentioning

confidence: 87%

Novel Methods for Improved Particle Swarm Optimization in Designing the Bandgap Reference Circuit

Hoang,

Quoc,

Zhang

et al. 2023

IEEE Access

View full text Add to dashboard Cite

Bandgap reference (BGR) circuits play a crucial role as voltage reference generators for other components within a variety of analog integrated circuits. Therefore, their power supply rejection ratio (PSRR), which represents the BGR's ability to maintain a stable output in the presence of supply ripples, has a substantial impact on the overall circuit performance and is consequently worthy of attention. In this work, the design of a 65nm-CMOS BGR circuit and the computational approach to optimize its PSRR value are presented. Our proposed BGR circuit incorporates a modification in the op-amp structure to enhance the PSRR parameter. Detailed explanations of the proposed op-amp's differential gain calculation and the PSRR parameter formula are provided. Additionally, we employ the particle swarm optimization (PSO) algorithm to maximize PSRR while satisfying other specifications. Four distinct approaches for utilizing the inertia weight parameter of the PSO algorithm are explored: two newly developed techniques (PSO -local exploitation orienter (PSO-LEO) and PSO -global exploration orienter (PSO-GEO)) together with two conventional approaches. A comprehensive comparative analysis reveals the superiority of our proposed PSO-GEO technique. Ultimately, our 65 nm CMOS bandgap circuit exhibits exceptional performance, featuring a temperature coefficient of 6.4056 ppm/°C and a PSRR of 99.9896 dB at 1 kHz. In conclusion, this work contributes substantially through op-amp architecture modification, PSRR optimization via the PSO algorithm, and introducing new inertia weight parameter utilization strategies and analyzing them.

show abstract

“…Therefore, the effect of power supply ripples due to paths 1 and 2 on the output can be ignored 8 . It is worth mentioning that different techniques have been developed for improving PSR Ref, 12,13 and PSR EA. 14 …”

Section: Psr Limitations In a Conventional Ldomentioning

confidence: 99%

A low power external capacitor‐less low drop‐out regulator with low over/undershoot voltage and high PSR

Ahmadi

Ebrahimi

2023

Circuit Theory & Apps

View full text Add to dashboard Cite

SummaryThis paper presents a new architecture for improving power supply rejection (PSR) and load transient response in a capacitor‐less low drop‐out (LDO) voltage regulator. In the proposed architecture, inserting a leading path from the power supply to the gate of the pass transistor keeps the pass transistor gate‐source voltage constant in the presence of the supply voltage ripples that results in the PSR enhancement of the LDO. In addition, by using a frequency compensation technique, the amount of undershoot and overshoot voltages in the presence of a sudden change of load current are reduced. Because of the creation of a zero in the LDO's transfer function, the effect of non‐dominant pole on the phase of LDO is reduced, and a 58° phase margin is achieved without any off‐chip capacitor. As reducing the power consumption as much as possible increases the battery life, therefore, in addition to using the current‐reused technique, the transistors of control circuit are biased in the subthreshold region. The proposed regulator with a total of only 3.1 pF on‐chip capacitor is designed and simulated in 180 nm complementary metal‐oxide semiconductor (CMOS) technology for an output regulated voltage of 1.6 V and a load current of 50 μA to 50 mA. Post‐layout simulation results show that the proposed circuit with an active area of 0.0145 mm2 and the input voltage of 1.8 to 2.4 V has only 1.504 μW power dissipation and −80 and −64 dB PSR at 1 and 10 kHz frequencies, respectively.

show abstract

Design Techniques for Low-Power and Low-Voltage Bandgaps

Cited by 12 publications

References 18 publications

A High-Precision Current-Mode Bandgap Reference with Nonlinear Temperature Compensation

A High-Precision Current-Mode Bandgap Reference with Nonlinear Temperature Compensation

Novel Methods for Improved Particle Swarm Optimization in Designing the Bandgap Reference Circuit

A low power external capacitor‐less low drop‐out regulator with low over/undershoot voltage and high PSR

Contact Info

Product

Resources

About