Designing a Compact Genetic Algorithm with Minimal FPGA Resources

León-Javier, Alejandro; Moreno-Armendáriz, Marco A.; Cruz-Cortés, Nareli

doi:10.1007/978-3-642-03156-4_35

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction2

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2010

2023

Publication Types

Select...

Other1

Article1

Book1

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

(2 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In [6] the authors reported the first results obtained in this work, new contributions can be sumarized as follows:…”

Section: Introductionmentioning

confidence: 93%

A Novel Hardware Implementation of the Compact Genetic Algorithm

Moreno-Armendáriz

Cruz-Cortés

León-Javier

2010

2010 International Conference on Reconfigurable Computing and FPGAs

View full text Add to dashboard Cite

In this paper we show a novel and efficient design of a compact Genetic Algorithm (cGA) in Hardware. This design presents the following features: modularity, concurrency, minimal resource consumption, real time execution, and high scalability properties. According to the obtained results, we show that it is viable to have this search algorithm in Hardware to be used in real time applications. Keywords-Compact Genetic Algorithm; FPGA design2010 International Conference on Reconfigurable Computing 978-0-7695-4314-7/10 $26.00

show abstract

“…In [6] the authors reported the first results obtained in this work, new contributions can be sumarized as follows:…”

Section: Introductionmentioning

confidence: 93%

A Novel Hardware Implementation of the Compact Genetic Algorithm

Moreno-Armendáriz

Cruz-Cortés

León-Javier

2010

2010 International Conference on Reconfigurable Computing and FPGAs

View full text Add to dashboard Cite

show abstract

“…There are several design proposals for implementing evolutionary algorithms ranging from a dedicated system on only one chip until a cluster of FPGAs [32,33] to perform concurrent computation, that can be useful for different applications.…”

Section: Introductionmentioning

confidence: 99%