2002
DOI: 10.1007/s005420100103
|View full text |Cite
|
Sign up to set email alerts
|

Development of an assembly process and reliability investigations for flip-chip LEDs using the AuSn soldering

Abstract: A packaging process for flip-chip LEDs (light emitting diodes) is described. The LEDs are picked and placed on a silicon substrate wafer. After reflow the substrates are individualized. AuSn solder is used for the interconnection. The solder compounds, Au and Sn, are electroplated separately: Sn on the silicon substrate and Au on the chip. The interconnections formed by tin-rich and by gold-rich intermetallic phases are compared. The metallurgy and the reliability of the LEDs are investigated. The superiority … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
30
0

Year Published

2005
2005
2021
2021

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 61 publications
(30 citation statements)
references
References 1 publication
0
30
0
Order By: Relevance
“…We present initial results on large area flip-chip mounted HB-LEDs that employ electroplated Au/Sn/Au for the flip-chip assembly. This lead-free solder can be bonded without flux and has the potential of reliable operation [7,8]. In our approach more than 65% of the chip surface is in direct contact with the solder.…”
Section: Introductionmentioning
confidence: 99%
“…We present initial results on large area flip-chip mounted HB-LEDs that employ electroplated Au/Sn/Au for the flip-chip assembly. This lead-free solder can be bonded without flux and has the potential of reliable operation [7,8]. In our approach more than 65% of the chip surface is in direct contact with the solder.…”
Section: Introductionmentioning
confidence: 99%
“…In this phase diagram, there are many varieties of IMC phases [11,12]. However, of all these phases, AuSn, AuSn2, and AuSn4 are confirmed by previous studies [3,4,13]. These phases appear in the solder microstructure at the room temperature while Au-rich phase and Au5Sn, could not be completely distinguished as they could be at the resolution limit of conventional techniques [14].…”
Section: Introductionmentioning
confidence: 72%
“…Flip chip technology offers a promising solution with excellent electrical and thermal performance (Elger et al 2002) owing to the advantages of high I/O counts, short interconnection length (Yoon et al 2007) and small interconnection resistance (Wolf et al 2006). During the flip chip packaging process, the mechanical vibration of packaging devices and the thermal expansion mismatch of materials may induce defects to solder bumps, such as missing solder bumps, voids, and cracks (Verma and Han 2004).…”
Section: Introductionmentioning
confidence: 99%