2012
DOI: 10.1007/s10909-012-0461-6
|View full text |Cite
|
Sign up to set email alerts
|

Development of Low Power Cryogenic Readout Integrated Circuits Using Fully-Depleted-Silicon-on-Insulator CMOS Technology for Far-Infrared Image Sensors

Abstract: We are developing low power cryogenic readout integrated circuits (ROICs) for large format far-infrared image sensors using fully-depleted-silicon-oninsulator (FD-SOI) CMOS technology. We have evaluated the characteristics of MOS FETs fabricated by the FD-SOI CMOS technology and have found that both p-ch and n-ch FETs show good static performance below the liquid helium temperature, where n-ch FETs fabricated by conventional bulk-CMOS technology usually suffer from anomalous behaviors such as kink and hysteres… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
12
0

Year Published

2014
2014
2020
2020

Publication Types

Select...
5
2

Relationship

3
4

Authors

Journals

citations
Cited by 27 publications
(12 citation statements)
references
References 14 publications
0
12
0
Order By: Relevance
“…We fabricated CMOS OPAMP and confirmed superior performance compared with that of PMOS OPAMP [17][18][19], and have successfully demonstrated a capacitive transimpedance amplifier (CTIA) at 4.2 K with 1 µW power consumption. We measured the off-leakage current of an NMOS FET reset switch with a gate width/length ratio (W/L) of W/L = 5 µm/10 µm at 4.2 K and that was less than 1.5 × 10 −16 A with |V DS | ∼ 1 V [18].…”
Section: Development Of Fd-soi Cmos Roicmentioning
confidence: 90%
See 1 more Smart Citation
“…We fabricated CMOS OPAMP and confirmed superior performance compared with that of PMOS OPAMP [17][18][19], and have successfully demonstrated a capacitive transimpedance amplifier (CTIA) at 4.2 K with 1 µW power consumption. We measured the off-leakage current of an NMOS FET reset switch with a gate width/length ratio (W/L) of W/L = 5 µm/10 µm at 4.2 K and that was less than 1.5 × 10 −16 A with |V DS | ∼ 1 V [18].…”
Section: Development Of Fd-soi Cmos Roicmentioning
confidence: 90%
“…We measured the off-leakage current of an NMOS FET reset switch with a gate width/length ratio (W/L) of W/L = 5 µm/10 µm at 4.2 K and that was less than 1.5 × 10 −16 A with |V DS | ∼ 1 V [18]. We also fabricated CMOS analog switches which were designed to be used for the row and column selectors [20].…”
Section: Development Of Fd-soi Cmos Roicmentioning
confidence: 99%
“…We have developed transparent electrodes which have a high FIR transmittance and a high-quality ohmic contact [8]. We have also developed the ROIC operable at cryogenic temperatures [9,10] and successfully demonstrated a trans-impedance amplifier at 4.2 K [11]. Development of a large-format FIR imaging sensor based on the SAB Ge junction device is underway [12].…”
Section: Future Workmentioning
confidence: 99%
“…The Silicon-On-Insulator (SOI) amplifier is a candidate for readout of the Nb/Al-STJ. It has been reported to operate at 4K by a JAXA/KEK group [6]. The large scale integration (LSI) on SiO 2 insulator has been developed with the SOI technology.…”
Section: Pos(tipp2014)074mentioning
confidence: 99%