2021
DOI: 10.3390/electronics10172144
|View full text |Cite
|
Sign up to set email alerts
|

Diagnosis of Faults Induced by Radiation and Circuit-Level Design Mitigation Techniques: Experience from VCO and High-Speed Driver CMOS ICs Case Studies

Abstract: In this paper, we discuss the diagnosis of particle-induced failures in harsh environments such as space and high-energy physics. To address these effects, simulation-before-test and simulation-after-test can be the key points in choosing which radiation hardening by design (RHBD) techniques can be implemented to mitigate or prevent failures. Despite the fact that total ionising dose (TID) has slow but destructive effects overtime on silicon devices, single-event effect (SEE) impulsively disrupts the typical o… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 35 publications
0
2
0
Order By: Relevance
“…Therefore, CMOS devices are susceptible to Single Event Effect (SEE) [3][4][5][6]. In particular, Single Event Latch-up (SEL), a special SEE, can alter devices' currents and even cause devices to burn up in severe cases [7][8][9][10]. From a circuit-level hardness perspective, SEL is generated by the conduction of parasitic PNP and NPN transistors inside the devices, creating low resistance paths between the devices' power supplies and grounds with resulting devices' current rise when the devices are exposed to the space radiation [11][12][13][14].…”
Section: Introductionmentioning
confidence: 99%
“…Therefore, CMOS devices are susceptible to Single Event Effect (SEE) [3][4][5][6]. In particular, Single Event Latch-up (SEL), a special SEE, can alter devices' currents and even cause devices to burn up in severe cases [7][8][9][10]. From a circuit-level hardness perspective, SEL is generated by the conduction of parasitic PNP and NPN transistors inside the devices, creating low resistance paths between the devices' power supplies and grounds with resulting devices' current rise when the devices are exposed to the space radiation [11][12][13][14].…”
Section: Introductionmentioning
confidence: 99%
“…In paper [7], the diagnosis of particle-induced failures in harsh environments, such as space and high-energy physics experiments, is discussed. To address these effects, simulation-before-test and simulation-after-test are used by the authors as key points in choosing which Radiation Hardening By Design (RHBD) techniques can be implemented to mitigate or prevent failures.…”
mentioning
confidence: 99%