2011 Faible Tension Faible Consommation (FTFC) 2011
DOI: 10.1109/ftfc.2011.5948908
|View full text |Cite
|
Sign up to set email alerts
|

Disruptive ultra-low-leakage design techniques for ultra-low-power mixed-signal microsystems

Abstract: In this paper, we describe applications of a disruptive ultra-low-leakage design technique for drastically reducing the off current in CMOS mixed analog-digital microsystems without compromising the functional performance. The technique is based on a pair of source-connected n-and p-MOS transistors, automatically biasing the stand-by gate-tosource voltage of the nMOSFET at a negative voltage and that of the pMOSFET at a positive level, thereby pushing the off current towards its physical limits. Playing with g… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2012
2012
2016
2016

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 10 publications
0
2
0
Order By: Relevance
“…From these curves it is possible to note that W fin,P increase causes the rise of leakage current, due to the increase of the pMOS JNT threshold voltage (V TP ). In reverse mode, both transistors in the ULP diode must work in weak conduction level regime [8]. As V TP is increased, the pMOS leaves weak conduction level and its resistance is decreased, such that practically all the bias voltage applied to the ULP diode drops across the nMOS only, leading to a I D -V D characteristic similar to that a standard nMOS diode, but consuming larger area, which is undesirable.…”
Section: Resultsmentioning
confidence: 98%
“…From these curves it is possible to note that W fin,P increase causes the rise of leakage current, due to the increase of the pMOS JNT threshold voltage (V TP ). In reverse mode, both transistors in the ULP diode must work in weak conduction level regime [8]. As V TP is increased, the pMOS leaves weak conduction level and its resistance is decreased, such that practically all the bias voltage applied to the ULP diode drops across the nMOS only, leading to a I D -V D characteristic similar to that a standard nMOS diode, but consuming larger area, which is undesirable.…”
Section: Resultsmentioning
confidence: 98%
“…The support technology will be standard 0.35µm CMOS technology which provides low current leakage [Flandre (2011)] and so consumption reduction.…”
Section: Electronic Prototypementioning
confidence: 99%