“…From these curves it is possible to note that W fin,P increase causes the rise of leakage current, due to the increase of the pMOS JNT threshold voltage (V TP ). In reverse mode, both transistors in the ULP diode must work in weak conduction level regime [8]. As V TP is increased, the pMOS leaves weak conduction level and its resistance is decreased, such that practically all the bias voltage applied to the ULP diode drops across the nMOS only, leading to a I D -V D characteristic similar to that a standard nMOS diode, but consuming larger area, which is undesirable.…”