2017
DOI: 10.1002/etep.2479
|View full text |Cite
|
Sign up to set email alerts
|

DSPWM multilevel technique of 27-levels based on FPGA for the cascaded DC/AC power converter operation

Abstract: SummaryIn this paper, a digital sinusoidal pulse width modulation (DSPWM) multilevel technique of 27-levels based on field programmable gate array (FPGA) is introduced, as an alternative to control of the direct current/alternating current multilevel power converters. The implementation of this technique with an FPGA XC3S500E model is achieved in the Xilinx Spartan-3E FPGA platforms. An experimental prototype is implemented by 3-cascaded H-bridges controlled by the DSPWM multilevel technique, generating high e… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
13
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
6
1
1

Relationship

2
6

Authors

Journals

citations
Cited by 15 publications
(13 citation statements)
references
References 35 publications
0
13
0
Order By: Relevance
“…Considering that U DC (s) ≈ P GSCref (s), and using the d reference frame component of grid-side VSC plant described in (22) the DC-link control is made, generating the active power control, that is:…”
Section: Of 23mentioning
confidence: 99%
See 2 more Smart Citations
“…Considering that U DC (s) ≈ P GSCref (s), and using the d reference frame component of grid-side VSC plant described in (22) the DC-link control is made, generating the active power control, that is:…”
Section: Of 23mentioning
confidence: 99%
“…The reactive power control is made with the q reference frame component of the GSC plant described in (22), that is,…”
Section: Of 23mentioning
confidence: 99%
See 1 more Smart Citation
“…Considering that UDC(s) ≈ PGSCref(s) and using the d reference frame component of grid side VSC plant described in (22) the DC-link control is made, generating the active power control, that is:…”
Section: The Dc-side Control Of the Afe Convertermentioning
confidence: 99%
“…FPGAs allow concurrent operation of control algorithms, which allows scalability. FPGA based sPWM generators for multilevel converters have been shown in for instance [43,44], and often require an understanding of a Hardware Description Language (HDL). The method presented here, solves this issue by using automated code generation algorithms available in Simulink.…”
Section: Spwm Generator Designmentioning
confidence: 99%