Dual-mode Continuous-Time Quadrature Bandpass &amp;#x0394;&amp;#x03A3; modulator with Pseudo-random Quadrature mismatch shaping algorithm for Low-IF receiver application

Ho, Chen-Yen; Lin, Yung-Yu; Lin, T. H.

doi:10.1109/iscas.2010.5537126

Cited by 4 publications

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The continuous-time lowpass sigma-delta (CT LP ΣΔ) modulator covers the signal bandwidth ranging from several tens of kHz up to a few MHz [1] with high signal-tonoise-plus-distortion ratio (SNDR) and acceptable power consumption, and even to several tens of MHz [2]- [3], while consuming much power to satisfy the system specifications. While used for low-IF receivers which avoid DC-offset issue, several QBP ΣΔ modulators with a few MHz bandwidth and center frequency [4], dual-mode [5] or tri-mode [6] are reported with respectable results.…”

Section: Introductionmentioning

confidence: 99%

Power-scalable multi-mode reconfigurable continuous-time lowpass/quadrature bandpass sigma-delta modulator for zero/low-IF receivers

Chi

Wang

2012

2012 IEEE International Symposium on Circuits and Systems

View full text Add to dashboard Cite

A multi-mode reconfigurable wideband continuoustime lowpass/quadrature bandpass sigma-delta (CT LP/QBP ΣΔ) modulator employing power scaling technique (PST) for LTEadvanced/industry-specialized zero/low-IF receivers is presented. The proposed modulator consists of a loop filter with active-RC integrator configured as 3 rd -order lowpass or 2 ndorder complex bandpass architecture and 4-bit internal quantizer operating at 80MHz, 160MHz and 320MHz, respectively. A programmable differential current-steering DAC unit is adopted for high linearity. In LP mode, the excess loop delay is set to half the sampling period of the quantizer and an additional feedback DAC is used to maintain stability, which is not used in QBP mode. The modulator employs flexible high gain and high bandwidth amplifiers with PST to optimize power consumption among various modes. Implemented in 65nm CMOS, the modulator achieves 84.8/85.8/84.5dB SNDR, 94.9/94.1/94.6dB SFDR over 2.5/5/10-MHz signal bands in LP modes and 83.8/ 84.6dB SNDR, 94.3/96dB SFDR across 2.5/5-MHz bandwidth with programmable center frequencies of 2/4-MHz in QBP modes, respectively. Powered by a 1.2-V supply, the modulator consumes 1.8 to 4.2mW, which results in simulated FOMs of 15.5 to 27.8fJ/conversion.

show abstract